

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# EZ-Color™ HB LED Controller

## **Features**


- HB LED Controller
  - ☐ Configurable dimmers support up to 16 Independent LED channels
  - □ 8-to 32-bits of resolution per channel
  - Dynamic reconfiguration Enables LED controller Plus Other Features: CapSense<sup>®</sup>, battery charging, and motor control
- Visual embedded design
  - □ LED-based drivers
    - · Binning compensation
    - · Temperature feedback
    - · Optical feedback
    - DMX512
- PrISM modulation technology<sup>TM</sup>
  - □ Reduces radiated EMI
  - Reduces low frequency blinking
- Powerful Harvard-architecture Processor
  - □ M8C processor speeds to 24 MHz
  - □ 3.0 to 5.25 V operating voltage
  - ☐ Operating voltages down to 1.0 V using On-Chip switch mode pump (SMP)
  - □ Industrial temperature range: -40 °C to +85 °C
- Programmable pin configurations
  - □ 25 mA sink, 10 mA source on all GPIO
  - □ Pull-up, Pull-down, High Z, Strong, or Open Drain Drive Modes on all GPIO
  - □ Up to eight analog Inputs on GPIO
  - □ Configurable interrupt on all GPIO

- Advanced peripherals (PSoC<sup>®</sup> Blocks)
  - ☐ 16 Digital PSoC Blocks Provide:
    - · 8-to 32-bit timers, counters, and PWMs
    - Up to 4 Full-Duplex UARTs
    - · Multiple SPI masters or slaves
    - · Connectable to all GPIO Pins
  - ☐ 12 Rail-to-Rail Analog PSoC Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - · Programmable gain amplifiers
    - · Programmable filters and comparators
  - Complex peripherals by combining blocks
- Flexible on-chip memory
  - □ 32K flash program storage 50,000 Erase/Write Cycles
  - □ 2K SRAM Data Storage
  - □ In-system serial programming (ISSP)
  - □ Partial flash updates
  - □ Flexible Protection Modes
  - electrically erasable programmable read-only memory (EEPROM) emulation in flash
- Complete development tools
  - ☐ Free development software
    - PSoC Designer™
  - □ Full-featured, In-circuit emulator and programmer
  - □ Full speed emulation
  - □ Complex breakpoint structure
  - □ 128 KB trace memory

Cypress Semiconductor Corporation
Document Number: 001-13105 Rev. \*I



## **Logic Block Diagram**



## CY8CLED16



## Contents

EZ-Color™ Functional Overview	4
Target Applications	4
The PSoC Core	
The Digital System	4
The Analog System	
Additional System Resources	
EZ-Color Device Characteristics	
Getting Started	6
Application Notes	
Development Kits	6
Training	
CYPros Consultants	
Solutions Library	6
Technical Support	6
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pin Information	
Pinouts	9
Register Reference	11
Register Conventions	11
Register Mapping Tables	11
Electrical Specifications	14
Absolute Maximum Ratings	15

Operating Temperature	15
DC Electrical Characteristics	16
AC Electrical Characteristics	31
Packaging Information	41
Packaging Dimensions	41
Thermal Impedances	42
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	42
Development Tool Selection	
Software	43
Evaluation Tools	43
Device Programmers	44
Accessories (Emulation and Programming)	44
Ordering Information	44
Key Device Features	44
Ordering Code Definitions	44
Acronyms	45
Acronyms Used	
Reference Documents	45
Document Conventions	46
Units of Measure	46
Numeric Conventions	46
Glossary	46
Document History Page	51
Sales, Solutions, and Legal Information	52
Worldwide Sales and Design Support	52
Products	
PSoC® Solutions	52



## EZ-Color™ Functional Overview

Cypress's EZ-Color family of devices offers the ideal control solution for High Brightness LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of Programmable System-on-Chip (PSoC); with Cypress's precise illumination signal modulation (PrISM) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The EZ-Color family supports a range of independent LED channels from 4 channels at 32 bits of resolution each, up to 16 channels at 8 bits of resolution each. This enables lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting specific drivers, can significantly cut development time and simplify implementation of fixed color points through temperature, optical, and LED binning compensation. EZ-Color's virtually limitless analog and digital customization allow for simple integration of features in addition to intelligent lighting, such as Battery Charging, Image Stabilization, and Motor Control during the development process. These features, along with Cypress' best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

### Target Applications

- LCD Backlight
- Large Signs
- General Lighting
- Architectural Lighting
- Camera/Cell Phone flash
- flashlights

#### The PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a central processing unit (CPU), memory, clocks, and configurable general purpose I/O (GPIO).

The M8C CPU core is a powerful processor with speeds up to 48 MHz, providing a four million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor. The CPU utilizes an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and watchdog timers (WDT).

Memory encompasses 32 KB of flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using the flash. Program flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The EZ-Color family incorporates flexible internal clock generators, including a 24 MHz internal main oscillator (IMO) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also

be doubled to 48 MHz for use by the digital system. A low power 32 kHz internal low speed oscillator (ILO) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the 32.768 kHz external crystal oscillator (ECO) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the EZ-Color device.

EZ-Color GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

### The Digital System

The digital system is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include those listed below.


- PrISM (8-to 32-bit)
- PWMs (8-to 32-bit)
- PWMs with Dead band (8-to 32-bit)
- Counters (8-to 32-bit)
- Timers (8-to 32-bit)
- UART 8 bit with selectable parity (up to 4)
- SPI master and slave (up to 4 each)
- I<sup>2</sup>C slave and multi-master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8- to 32-bit)
- IrDA (up to 4)
- Generators (8-to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by EZ-Color device family. This allows you the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 6.



Figure 1. Digital System Block Diagram



## The Analog System


The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common EZ-Color analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 40 mA drive as a core resource)
- 1.3 V reference (as a System resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in the figure below.

Figure 2. Analog System Block Diagram





## **Additional System Resources**

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Resources include a multiplier, decimator, switch mode pump, low-voltage detection, and power-onreset (POR). Statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.

- The decimator provides a custom hardware filter for digital signal, processing applications including the creation of Delta Sigma ADCs.
- The I<sup>2</sup>C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low-voltage-detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power on reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3-voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch-mode pump (SMP) generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.

#### **EZ-Color Device Characteristics**

Depending on your EZ-Color device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1. EZ-Color Device Characteristics

Part Number	LED Channels	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	Size	Flash Size	CapSense
CY8CLED02	2	16	1	4	8	0	2	4	256 Bytes	4K	No
CY8CLED04	4	56	1	4	48	2	2	6	1K	16K	Yes
CY8CLED08	8	44	2	8	12	4	4	12	256 Bytes	16K	No
CY8CLED16	16	44	4	16	12	4	4	12	2K	32K	No

## Getting Started

The quickest way to understand the device is to read this data sheet and then use the PSoC Designer Integrated development environment (IDE). This data sheet is an overview of the EZ-Color integrated circuit and presents specific pin, register, and electrical specifications. For in depth information, along with detailed programming information, see the Technical Reference Manual for this PSoC device.

For up-to-date ordering, packaging, and electrical specification information, see the latest device data sheets on the web at http://www.cypress.com.

## Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

## Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



## **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

## **PSoC Designer Software Subsystems**

## Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

### **Select User Modules**

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a pulse with modulator (PWM) user module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes

the use of each user module parameter, and other information that you may need to successfully implement your design.

## **Organize and Connect**

Build signal chains at the chip-Level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



## **Pin Information**

#### **Pinouts**


The CY8CLED16 device is available in three packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, V<sub>DD</sub>, SMP, and XRES are not capable of Digital I/O.

28-Pin Part Pinout

Table 2. 28-Pin Part Pinout (SSOP)

Pin	Ту	ре	Pin	<b>5</b>			
No.	Digital	Analog	Name	Description			
1	I/O	ı	P0[7]	Analog column mux input.			
2	I/O	I/O	P0[5]	Analog column mux input and column output.			
3	I/O	I/O	P0[3]	Analog column mux input and column output.			
4	I/O	ı	P0[1]	Analog column mux input.			
5	I/O		P2[7]				
6	I/O		P2[5]				
7	I/O	ı	P2[3]	Direct switched capacitor block input.			
8	I/O	ı	P2[1]	Direct switched capacitor block input.			
9	Pov	wer	SMP	Switch mode pump (SMP) connection to external components required.			
10	I/O		P1[7]	I <sup>2</sup> C serial clock (SCL).			
11	I/O		P1[5]	I <sup>2</sup> C serial data (SDA).			
12	I/O		P1[3]				
13	I/O		P1[1]	Crystal (XTALin), I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[1]</sup> .			
14	Pov	wer	Vss	Ground connection.			
15	I/O		P1[0]	Crystal (XTALout), I <sup>2</sup> C serial data (SDA), ISSP-SDATA <sup>[1]</sup> .			
16	I/O		P1[2]				
17	I/O		P1[4]	optional external clock input (EXTCLK).			
18	I/O		P1[6]				
19	Inp	out	XRES	Active high external reset with internal pull- down.			
20	I/O	ı	P2[0]	Direct switched capacitor block input.			
21	I/O	ı	P2[2]	Direct switched capacitor block input.			
22	I/O		P2[4]	External analog ground (AGND).			
23	I/O		P2[6]	External voltage reference (VREF).			
24	I/O	ı	P0[0]	Analog column mux input.			
25	I/O	I/O	P0[2]	Analog column mux input and column output.			
26	I/O	I/O	P0[4]	Analog column mux input and column output.			
27	I/O	I	P0[6]	Analog column mux input.			
28	Pov	wer	$V_{DD}$	Supply voltage.			

Figure 3. 28-Pin Device



#### Note

 $\textbf{LEGEND} \hbox{: } A = Analog, \ I = Input, \ and \ O = Output.$ 


<sup>1.</sup> These are the ISSP pins, which are not High Z at POR.



Table 3. 48-Pin Part Pinout  $(QFN)^{[2]}$ 

Pin	Ту	ре	Pin	
No.	Digital	Analog	Name	Description
1	I/O	I	P2[3]	Direct switched capacitor block input.
2	I/O	I	P2[1]	Direct switched capacitor block input.
3	I/O		P4[7]	
4	I/O		P4[5]	
5	I/O		P4[3]	
6	I/O		P4[1]	
7	Po	wer	SMP	Switch mode pump (SMP) connection to external components required.
8	I/O		P3[7]	
9	I/O		P3[5]	
10	I/O		P3[3]	
11	I/O		P3[1]	
12	I/O		P5[3]	
13	I/O		P5[1]	
14	I/O		P1[7]	I <sup>2</sup> C serial clock (SCL).
15	I/O		P1[5]	I <sup>2</sup> C serial data (SDA).
16	I/O		P1[3]	
17	I/O		P1[1]	Crystal (XTALin), I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[1]</sup> .
18	Po	wer	Vss	Ground connection.
19	I/O		P1[0]	Crystal (XTALout), I <sup>2</sup> C serial data (SDA), ISSP-SDATA <sup>[1]</sup> .
20	I/O		P1[2]	
21	I/O		P1[4]	optional external clock input (EXTCLK).
22	I/O		P1[6]	
23	I/O		P5[0]	
24	I/O		P5[2]	
25	I/O		P3[0]	
26	I/O		P3[2]	
27	I/O		P3[4]	
28	I/O		P3[6]	
29	Inp	out	XRES	Active high external reset with internal pull-down.
30	I/O		P4[0]	
31	I/O		P4[2]	
32	I/O		P4[4]	
33	I/O		P4[6]	
34	I/O	- 1	P2[0]	Direct switched capacitor block input.
35	I/O	- 1	P2[2]	Direct switched capacitor block input.
36	I/O		P2[4]	external analog ground (AGND).
37	I/O		P2[6]	external voltage reference (VREF).
38	I/O	I	P0[0]	Analog column mux input.
39	I/O	I/O	P0[2]	Analog column mux input and column output.
40	I/O	I/O	P0[4]	Analog column mux input and column output.
41	I/O	I	P0[6]	Analog column mux input.
42	Po	wer	V <sub>DD</sub>	Supply voltage.
43	I/O	I	P0[7]	Analog column mux input.
44	I/O	I/O	P0[5]	Analog column mux input and column output.
45	I/O	I/O	P0[3]	Analog column mux input and column output.
46	I/O	I	P0[1]	Analog column mux input.
47	I/O		P2[7]	<u> </u>
48	I/O		P2[5]	
		Analas I		d O = Output.

Figure 4. 48-Pin Device



Note

 $<sup>\</sup>textbf{LEGEND} \colon A = Analog, \ I = Input, \ and \ O = Output.$ 

<sup>2.</sup> The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.



## **Register Reference**

## **Register Conventions**

Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description						
R	Read register or bit(s)						
W	Write register or bit(s)						
L	Logical register or bit(s)						
С	Clearable register or bit(s)						
#	Access is bit specific						

## **Register Mapping Tables**

This chapter lists the registers of the CY8CLED16 EZ-Color device.

The device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and bank 1. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.



Table 4. Register Map Bank 0 Table: User Space

	<del> </del>		able: User S								
Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces	Name	Addr (0,Hex)	Acces
PRT0DR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0IE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW		C7	Ī
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW		CF	1
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK PP	D1	RW
PRT4GS	12	RW	DBB30DR2	52	RW	ASD20CR2	92	RW	_	D2	†
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR3	93	RW	IDX PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR PP	D4	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR1	95	RW	MVW PP	D5	RW
PRT5GS	16	RW	DBB31DR2	56	RW	ASC21CR2	96	RW	I2C CFG	D6	RW
PRT5DM2	17	RW	DBB31CR0	57	#	ASC21CR3	97	RW	I2C SCR	D7	#
PRT6DR	18	RW	DCB32DR0	58	#	ASD22CR0	98	RW	I2C DR	D8	RW
PRT6IE	19	RW	DCB32DR1	59	W	ASD22CR1	99	RW	I2C MSCR	D9	#
PRT6GS	1A	RW	DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT CLR0	DA	RW
PRT6DM2	1B	RW	DCB32CR0	5B	#	ASD22CR3	9B	RW	INT CLR1	DB	RW
PRT7DR	1C	RW	DCB33DR0	5C	#	ASC23CR0	9C	RW	INT CLR2	DC	RW
PRT7IE	1D	RW	DCB33DR1	5D	W		9D	RW	INT_CLR3	DD	RW
PRT7GS	1E	RW	DCB33DR1	5E	RW	ASC23CR1 ASC23CR2	9E	RW	INT_CLR3	DE	RW
										DF	
PRT7DM2	1F	RW	DCB33CR0	5F	#	ASC23CR3	9F	RW	INT_MSK2		RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	I
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	1
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	1
DBB11CR0	37	#	ACB01CR2	77	RW		B7	1	CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	1
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	†
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	†
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	+
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	+
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	+
DCB13DR1	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU SCR1	FE	#
DCB13DR2	3F	#	ACB03CR1	7F	RW	TIDITIOI	BF	1100	CPU_SCR1	FF	_
	SE S			/ F	אארו	# Access is hit on		<u> </u>	OFU_SCHU	LIF	#

Blank fields are reserved and should not be accessed.

# Access is bit specific.



Name	Addr(1,Hex)	Access	Name	guration Spa	Access	Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Access
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	+
	08		DODOOEN	48	DW				DDIADI	C8	RW
PRT2DM0		RW	DCB22FN		RW	ASC12CR0	88	RW	RDI3RI		
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW	DODEGOO	4F		ASD13CR3	8F	RW	TIBIOTIOT	CF	+***
			DDDOOFN		D)4/				001 0 111		DIM
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	1
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	+
			DBB3100		1100						-
PRT5IC1	17	RW		57	5111	ASC21CR3	97	RW		D7	
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	1
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	•
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC GO EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC CR4	DE	RW
			ровозоо		UAA						
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT CMP	E4	R
DBB01IN	25	RW		65			A5		VEI_OWN	E5	+''
			AND OD4		D)4/						<u> </u>
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	<u> </u>
	27		ALT_CR0	67	RW		A7		DEC_CR2	E7	RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG TR	EA	RW
	2B			6B			AB		ECO TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC	-		EC	+
DCB03FN DCB03IN	2D				RW		AD	-		ED	+
		RW	TMP_DR1	6D							<del>                                     </del>
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	<u> </u>
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	1
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	+
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW	-	F4	+
											<del> </del>
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	<del> </del>
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7	<u> </u>	CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	1
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS PR1	FA	RW
2001200	3B	1177	ACB02CR1	7B	RW	RDI1LT0	BB	RW	1 20_1 111	FB	11144
D0D10=::		DW									<del>                                     </del>
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	<u> </u>
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F	<del>                                     </del>	ACB03CR2	7F	RW		BF	l	CPU SCR0	FF	#

Blank fields are reserved and should not be accessed.

# Access is bit specific.





## **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CLED16 EZ-Color device. For the most up-to-date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com">http://www.cypress.com</a>.

Specifications are valid for  $-40~^{\circ}\text{C} \le T_{\mbox{A}} \le 85~^{\circ}\text{C}$  and  $T_{\mbox{J}} \le 100~^{\circ}\text{C}$ , except where noted. Refer to Table 20 for the electrical specifications for the internal main oscillator (IMO) using SLIMO mode.

Figure 5. Voltage versus CPU Frequency, and IMO Frequency Trim Options







## **Absolute Maximum Ratings**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	25	+100	ŷ	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T <sub>BAKETEMP</sub>	Bake temperature	1	125	See package label	°C	
T <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	_	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to Vss	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC input voltage	Vss - 0.5	_	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC Voltage applied to Tri-state	Vss - 0.5	-	V <sub>DD</sub> + 0.5	٧	
I <sub>MIO</sub>	Maximum current into any port pin	-25	_	+50	mA	
I <sub>MAIO</sub>	Maximum current into any port pin configured as analog driver	-50	_	+50	mA	
ESD	Electro static discharge voltage	2000	_	_	V	Human body model ESD.
LU	Latch up current		_	200	mA	

## **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-0	_	+85	°C	
Т	Junction temperature	7	_	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances per Package on page 42. The user must limit the power consumption to comply with this requirement.



## **DC Electrical Characteristics**

## DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and -40 °C  $\leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 6. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DD</sub>	Supply voltage	3.00	_	5.25	V	See DC POR and LVD specifications, Table 3-15 on page 27.
I <sub>DD</sub>	Supply current	-	8	14	mA	Conditions are 5.0 V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply current	-	5	9	mA	Conditions are $V_{DD}=3.3$ V, $T_A=25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DDP</sub>	Supply current when IMO = 6 MHz using SLIMO mode.	-	2	3	mA	Conditions are $V_{DD}=3.3$ V, $T_A=25$ °C, CPU = 0.75 MHz, SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz.
I <sub>SB</sub>	Sleep (Mode) current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	-	3	10	μА	Conditions are with internal slow speed oscillator, $V_{DD}=3.3~V, -40^{\circ}C \le T_{A} \le 55~^{\circ}C.$
I <sub>SBH</sub>	Sleep (Mode) current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	_	4	25	μА	Conditions are with internal slow speed oscillator, $V_{DD}$ = 3.3 V, 55 °C < $T_A \le 85$ °C.
I <sub>SBXTL</sub>	Sleep (Mode) current with POR, LVD, Sleep Timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active.	I	4	12	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. $V_{DD}=3.3~V, -40~^{\circ}C \leq T_{A} \leq 55~^{\circ}C.$
I <sub>SBXTLH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and 32 kHz crystal oscillator active.	_	5	27	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. $V_{DD} = 3.3 \text{ V}$ , 55 °C < $T_A \le 85$ °C.
V <sub>REF</sub>	Reference voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate V <sub>DD</sub> .



## DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and -40  $^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 7. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> - 1.0	ı	-	V	IOH = 10 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V <sub>OL</sub>	Low output level	1	1	0.75	V	IOL = 25 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
I <sub>OH</sub>	High level source current	10	_	_	mA	$VOH = V_{DD}$ -1.0 V. See the limitations of the total current in the Note for VOH.
I <sub>OL</sub>	Low level sink current	25	-	_	mA	VOL = 0.75 V. See the limitations of the total current in the Note for VOL.
V <sub>IL</sub>	Input low level	_	_	0.8	V	V <sub>DD</sub> = 3.0 to 5.25.
V <sub>IH</sub>	Input high level	2.1	_		V	V <sub>DD</sub> = 3.0 to 5.25.
$V_{H}$	Input hysterisis	_	60	_	mV	
I <sub>IL</sub>	Input leakage (Absolute Value)	_	1	-	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C <sub>OUT</sub>	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. Temp =25 °C.



## DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and -40  $^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

The operational amplifier is a component of both the Analog Continuous Time PSoC blocks and the analog switched capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5 V at 25 °C and are for design guidance only.

Table 8. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low	_	1.6	10	mV	-
	Power = Low, Opamp bias = High	_	1.6	10	mV	
	Power = Medium, Opamp bias = Low	_	1.6	10	mV	
	Power = Medium, Opamp bias = High Power = High, Opamp bias = Low	_	1.6 1.6	10 10	mV mV	
	Power = High, Opamp bias = Low Power = High, Opamp bias = High	_	1.6	10	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	4	23	μV/°C	
I EBOA	Input leakage current (port 0 analog pins)	_	200	_	pА	Gross tested to 1 μA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
VCMOA	Common mode voltage range (All cases, except Power = High, Opamp bias = High)	0	-	V <sub>DD</sub>	V	The common-mode input voltage range is measured through an analog output buffer.
	Common mode voltage range (Power = High, Opamp bias = High)	0.5	_	V <sub>DD</sub> - 0.5	V	The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRROA	Common mode rejection ratio	60	_	_	dB	-
GOLOA	Open loop gain	80	_	-	dB	-
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals)	V <sub>DD</sub> – 0.01	-	-	V	-
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals)	_	_	0.1	V	-
I <sub>SOA</sub>	Supply current (including associated AGND buffer)					-
	Power = Low, Opamp bias = Low	_	150	200	μΑ	
	Power = Low, Opamp bias = High	_	300	400	μA	
	Power = Medium, Opamp bias = Low	_	600	800	μΑ	
	Power = Medium, Opamp bias = High	_	1200 2400	1600 3200	μΑ	
	Power = High, Opamp bias = Low Power = High, Opamp bias = High	_	4600	6400	μ <b>Α</b> μ <b>Α</b>	
PSRR <sub>OA</sub>	Supply voltage rejection ratio	67	80	-	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \ V) \le V_{IN} \le V_{DD}$ .



Table 9. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High		1.4 1.4	10 10	mV mV	Power = High, Opamp bias = High setting is not allowed for 3.3 V V <sub>DD</sub> operation.
	Power = Medium, Opamp bias = Low	_	1.4	10	mV	operation.
	Power = Medium, Opamp bias = High	_	1.4	10	mV	
	Power = High, Opamp bias = Low	_	1.4	10	mV	
	Power = High, Opamp bias = High	-	_	Ī	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	7	40	μV/°C	-
T EBOA	Input leakage current (port 0 analog pins)	-	200	_	рА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
СМОА	Common mode voltage range	0	_	V <sub>DD</sub>	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRROA	Common mode rejection ratio	60	-	-	dB	_
G <sub>OLOA</sub>	Open loop gain	80	-	_	dB	_
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals)	V <sub>DD</sub> – 0.01	_	-	V	-
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals)	_	_	0.01	V	-
Isoa	Supply current (including associated AGND buffer) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = Medium, Opamp bias = Low Power = Medium, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - - -	150 300 600 1200 2400	200 400 800 1600 3200	μΑ μΑ μΑ μΑ μΑ μΑ	Power = High, Opamp bias = High setting is not allowed for 3.3 V V <sub>DD</sub> operation.
PSRR <sub>OA</sub>	Supply voltage rejection ratio	54	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \ V) \le V_{IN} \le V_{DD}$

## DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and -40  $^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 10. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	-	V <sub>DD</sub> - 1	V	-
I <sub>SLPC</sub>	LPC supply current	_	10	40	μΑ	_
V <sub>OSLPC</sub>	LPC voltage offset	-	2.5	30	mV	-



## DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and -40  $^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 11. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>OSOB</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - -	3.2 3.2 3.2 3.2	18 18 18 18	mV mV mV	-
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	5.5	26	μV/°C	_
V <sub>CMOB</sub>	Common-mode input voltage range	0.5	_	V <sub>DD</sub> – 1.0	V	_
R <sub>OUTOB</sub>	Output resistance Power = Low Power = High		_ _	1 1	$\Omega \Omega$	-
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High	0.5 × V <sub>DD</sub> + 1.3 0.5 × V <sub>DD</sub> + 1.3	_ _	_ _	V	_
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High		_ _	0.5 × V <sub>DD</sub> – 1.3 0.5 × V <sub>DD</sub> – 1.3	V	-
I <sub>SOB</sub>	Supply current including bias cell (no load) Power = Low Power = High		1.1 2.6	2 5	mA mA	-
PSRR <sub>OB</sub>	Supply voltage rejection ratio	40	64		dB	-
C <sub>L</sub>	Load capacitance	-	_	200	pF	This specification applies to the external circuit driven by the analog output buffer.

Table 12. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V <sub>OSOB</sub>	Input offset voltage (absolute value) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - -	3.2 3.2 6 6	20 20 25 25	mV mV mV	High power setting is not recommended.
TCV <sub>OSOB</sub>	Average input offset voltage drift Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High	- - - -	8 8 12 12	32 32 41 41	μV/°C μV/°C μV/°C μV/°C	High power setting is not recommended.
V <sub>CMOB</sub>	Common-mode input voltage range	0.5	_	V <sub>DD</sub> – 1.0	V	_
R <sub>OUTOB</sub>	Output resistance Power = Low Power = High	_ _	1 1	10 10	W W	-
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High	0.5 × V <sub>DD</sub> + 1.0 0.5 × V <sub>DD</sub> + 1.0		<u>-</u>	V	_
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = Low Power = High	- -	_ _	0.5 × V <sub>DD</sub> – 1.0 0.5 × V <sub>DD</sub> – 1.0	V	-



Table 12. 3.3-V DC Analog Output Buffer Specifications (continued)

Symbol	Description	Min	Тур	Max	Unit	Notes
I <sub>SOB</sub>	Supply current including bias cell (no load) Power = Low Power = High	_ _	0.8 2.0	1 5	mA mA	-
PSRR <sub>OB</sub>	Supply voltage rejection ratio	60	64	_	dB	
C <sub>L</sub>	Load capacitance	-	_	200	pF	This specification applies to the external circuit driven by the analog output buffer.

## DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 13. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP</sub> 5V	5 V output voltage at V <sub>DD</sub> from Pump	4.75	5.0	5.25	٧	Configured as in Note 3. Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
V <sub>PUMP</sub> 3V	3 V output voltage at V <sub>DD</sub> from Pump	3.00	3.25	3.60	٧	Configured as in Note 3. Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
I <sub>PUMP</sub>	Available output current $V_{BAT} = 1.5 \text{ V}, V_{PUMP} = 3.25 \text{ V}$ $V_{BAT} = 1.8 \text{ V}, V_{PUMP} = 5.0 \text{ V}$	8 5	1 1		mA mA	Configured as in Note 3. SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 5.0 V.
V <sub>BAT</sub> 5V	Input voltage range from battery	1.8	-	5.0	V	Configured as in Note 3. SMP trip voltage is set to 5.0 V.
V <sub>BAT</sub> 3V	Input voltage range from battery	1.0	3–	3.3	V	Configured as in Note 3 SMP trip voltage is set to 3.25 V.
V <sub>BATSTART</sub>	Minimum input voltage from battery to start Pump	1.2	-	-	V	Configured as in Note 3. 0 °C $\leq$ T <sub>A</sub> $\leq$ 100. 1.25 V at T <sub>A</sub> = -40 °C.
$\Delta V_{PUMP\_Line}$	Line regulation (over V <sub>BAT</sub> range)	_	5	_	%V <sub>O</sub>	Configured as in Note 3. V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in Table 17, "DC POR, SMP, and LVD Specifications," on page 28.
$\Delta V_{PUMP\_Load}$	Load regulation	-	5	_	%V <sub>O</sub>	Configured as in Note 3. V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in Table 17, "DC POR, SMP, and LVD Specifications," on page 28.
ΔV <sub>PUMP_Rippl</sub> e	Output Voltage Ripple (depends on capacitor/load)	_	100	-	mVpp	Configured as in Note 3. Load is 5 mA.
E <sub>3</sub>	Efficiency	35	50	_	%	Configured as in Note 3. Load is 5 mA. SMP trip voltage is set to 3.25 V.
F <sub>PUMP</sub>	Switching Frequency	_	1.4		MHz	-
DC <sub>PUMP</sub>	Switching Duty Cycle	_	50	_	%	-

Document Number: 001-13105 Rev. \*I

Note 3.  $L_1 = 2 \text{ mH}$  inductor,  $C_1 = 10 \text{ mF}$  capacitor,  $D_1 = \text{Schottky diode}$ . See Figure 6.






Figure 6. Basic Switch Mode Pump Circuit

## DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications are measured through the analog continuous time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the analog reference control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 14. 5-V DC Analog Reference Specifications

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	$V_{DD}/2 + 1.228$	V <sub>DD</sub> /2 + 1.290	$V_{DD}/2 + 1.352$	V
	Opamp bias = High	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.078$	$V_{DD}/2 - 0.007$	$V_{DD}/2 + 0.063$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 - 1.336	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.250	V
	RefPower = High Opamp bias = Low	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.224	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.356	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.056$	$V_{DD}/2 - 0.005$	$V_{DD}/2 + 0.043$	V
0b000		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.338	V <sub>DD</sub> /2 – 1.298	V <sub>DD</sub> /2 – 1.255	V
00000	RefPower = Med	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.226	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.356	V
	Opamp bias = High	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.057$	$V_{DD}/2 - 0.006$	$V_{DD}/2 + 0.044$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.337	V <sub>DD</sub> /2 – 1.298	V <sub>DD</sub> /2 – 1.256	V
	RefPower = Med	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.226	V <sub>DD</sub> /2 + 1.294	V <sub>DD</sub> /2 + 1.359	V
	Opamp bias = Low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.047$	$V_{DD}/2 - 0.004$	$V_{DD}/2 + 0.035$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.338	V <sub>DD</sub> /2 – 1.299	V <sub>DD</sub> /2 – 1.258	V



Table 14. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.085	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.044	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4]-P2[6]+ 0.055	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.077	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.051	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
0b001		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.050	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.054	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] – P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4]-P2[6]+ 0.032	V
	RefPower = High	$V_{REFHI}$	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.037	V <sub>DD</sub> - 0.009	V <sub>DD</sub>	V
	Opamp bias = High	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.061$	$V_{DD}/2 - 0.006$	$V_{DD}/2 + 0.047$	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.007	V <sub>SS</sub> + 0.028	V
	RefPower = High	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> - 0.039	V <sub>DD</sub> – 0.006	V <sub>DD</sub>	V
	Opamp bias = Low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.049$	$V_{DD}/2 - 0.005$	$V_{DD}/2 + 0.036$	V
0b010		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.019	V
00010	RefPower = Med Opamp bias = High	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.007	$V_{DD}$	V
	Spainp bias = riigii	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.054	$V_{DD}/2 - 0.005$	$V_{DD}/2 + 0.041$	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS} + 0.006$	V <sub>SS</sub> + 0.024	V
	RefPower = Med Opamp bias = Low	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.042	V <sub>DD</sub> - 0.005	$V_{DD}$	V
	Spainp bias = LOW	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.046	$V_{DD}/2 - 0.004$	$V_{DD}/2 + 0.034$	V
		$V_{REFLO}$	Ref Low	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.017	V



Table 14. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V <sub>REFHI</sub>	Ref High	3 × Bandgap	3.788	3.891	3.986	V
	Opamp bias = High	V <sub>AGND</sub>	AGND	2 × Bandgap	2.500	2.604	3.699	V
		$V_{REFLO}$	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = High	$V_{REFHI}$	Ref High	3 × Bandgap	3.792	3.893	3.982	V
	Opamp bias = Low	V <sub>AGND</sub>	AGND	2 × Bandgap	2.518	2.602	2.692	V
Ob011		$V_{REFLO}$	Ref Low	Bandgap	1.256	1.302	1.354	V
UDUTT	RefPower = Med	$V_{REFHI}$	Ref High	3 × Bandgap	3.795	3.894	3.993	V
	Opamp bias = High	$V_{AGND}$	AGND	2 × Bandgap	2.516	2.603	2.698	٧
		$V_{REFLO}$	Ref Low	Bandgap	1.256	1.303	1.353	٧
	RefPower = Med	V <sub>REFHI</sub>	Ref High	3 × Bandgap	3.792	3.895	3.986	V
	Opamp bias = Low	V <sub>AGND</sub>	AGND	2 × Bandgap	2.522	2.602	2.685	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.255	1.301	3.986 3.699 1.359 3.982 2.692 1.354 3.993 2.698 1.353 3.986	V
	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 – P2[6]	2.586 – P2[6]	2.657 – P2[6]	V
		$V_{AGND}$	AGND	2 × Bandgap	2.502	2.604	2.719	٧
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 - P2[6]	2.591 – P2[6]	2.662 - P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.519	2.602	3.986 3.699 1.359 3.982 2.692 1.354 3.993 2.698 1.353 3.986 2.685 1.350 2.657 - P2[6]  2.719 2.681 - P2[6]  2.693 2.662 - P2[6]  2.693 2.666 - P2[6]  2.698 2.698 2.665 - P2[6]	V
NeFloar	2.605 - P2[6]	2.666 - P2[6]	V					
		V <sub>REFHI</sub>	Ref High	P2[6] (P2[6] =	2.503 – P2[6]	2.592 – P2[6]	2.662 - P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.517	2.603	2.698	V
		V <sub>REFLO</sub>	Ref Low	P2[6] (P2[6] =	2.529 – P2[6]	2.606 - P2[6]	2.665 - P2[6]	V
		V <sub>REFHI</sub>	Ref High	P2[6] (P2[6] =	2.505 – P2[6]	2.594 – P2[6]	2.665 - P2[6]	V
		$V_{AGND}$	AGND	2 × Bandgap	2.525	2.602	2.685	٧
0b100			Ref Low	P2[6] (P2[6] =	2.528 – P2[6]	2.603 – P2[6]	2.661 - P2[6]	V



Table 14. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	٧
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.331	P2[4] – 1.295	P2[4] - 1.254	٧
	RefPower = High Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	٧
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
0b101		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	<b>\</b>
ODTOT	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	٧
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] – 1.331	P2[4] – 1.298	P2[4] – 1.259	V
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	٧
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.332	P2[4] – 1.299	P2[4] - 1.260	V
	RefPower = High	$V_{REFHI}$	Ref High	2 × Bandgap	2.535	2.598	2.644	V
	Opamp bias = High	$V_{AGND}$	AGND	Bandgap	1.227	1.305	1.398	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.009	V <sub>SS</sub> + 0.038	٧
	RefPower = High Opamp bias = Low	$V_{REFHI}$	Ref High	2 × Bandgap	2.530	2.598	2.643	٧
		$V_{AGND}$	AGND	Bandgap	1.244		1.370	V
0b110		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	$V_{SS}$	$V_{SS} + 0.005$	$V_{SS} + 0.024$	V
00110	RefPower = Med	$V_{REFHI}$	Ref High	2 × Bandgap	2.532	P2[4]         P2[4]         -           P2[4] - 1.295         P2[4] - 1.254         V           P2[4] + 1.293         P2[4] + 1.347         V           P2[4] - 1.298         P2[4] - 1.259         V           P2[4] - 1.294         P2[4] - 1.259         V           P2[4] + 1.294         P2[4] + 1.347         V           P2[4] - 1.298         P2[4] - 1.259         V           P2[4] + 1.295         P2[4] + 1.349         V           P2[4] - 1.299         P2[4] - 1.260         V           P2[4] - 1.299         P2[4] -	V	
	Opamp bias = High	$V_{AGND}$	AGND	Bandgap	1.239			V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>		$V_{SS} + 0.026$	V
	RefPower = Med	$V_{REFHI}$	Ref High	2 × Bandgap	2.528	2.598	2.645	
	Opamp bias = Low	$V_{AGND}$	AGND	Bandgap	1.249			
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	$V_{SS}$			V
	RefPower = High Opamp bias = High	$V_{REFHI}$	Ref High	3.2 × Bandgap	4.041			-
	Opamp bias – riigii	$V_{AGND}$	AGND	1.6 × Bandgap	1.998			
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>			
	RefPower = High Opamp bias = Low	$V_{REFHI}$	Ref High	3.2 × Bandgap	4.047			
	Sparip bias - LOW	$V_{AGND}$	AGND	1.6 × Bandgap	2.012			V
0b111		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>			
	RefPower = Med Opamp bias = High	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.049			
	Spainp Sido - Fiigit	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.008			
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>			
	RefPower = Med Opamp bias = Low	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.047			
0b110 0b111	Sparrip blas - LOW	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.016			
		$V_{REFLO}$	Ref Low	$V_{SS}$	$V_{SS}$	$V_{SS} + 0.004$	$V_{SS} + 0.018$	V