



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PSoC CY8CTMG20x, CY8CTMG20xA, CY8CTST200,
CY8CTST200A TRM

PSoC® CY8CTMG20x, CY8CTMG20xA, CY8CTST200, CY8CTST200A

Technical Reference Manual (TRM)

Document No. 001-53603 Rev. *C

December 11, 2009

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone (USA): 800.858.1810
Phone (Intnl.): 408.943.2600

Copyrights

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark and PSoC Designer™, TrueTouch™, and PSoC Express™ are trademarks of Cypress Semiconductor Corporation (Cypress), along with Cypress® and Cypress Semiconductor™. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Flash Code Protection

Note the following details of the Flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress Data Sheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

Contents Overview



Section A: Overview	13
1. Pin Information	19
Section B: PSoC Core	23
2. CPU Core (M8C)	27
3. Supervisory ROM (SROM)	33
4. RAM Paging	39
5. Interrupt Controller	45
6. General Purpose I/O (GPIO)	55
7. Internal Main Oscillator (IMO)	63
8. Internal Low Speed Oscillator (ILO)	67
9. External Crystal Oscillator (ECO)	69
10. Sleep and Watchdog	73
Section C: TrueTouch System	83
11. TrueTouch Module	85
12. I/O Analog Multiplexer	99
13. Comparators	101
Section D: System Resources	105
14. Digital Clocks	109
15. I2C Slave	117
16. System Resets	135
17. POR and LVD	143
18. SPI	145
19. Programmable Timer	161
20. Full-Speed USB	165
Section E: Registers	183
21. Register Reference	187
Section F: Glossary	287
Section F: Index	303

Contents



Section A: Overview	13
1. Pin Information	19
1.1 Pinouts.....	19
1.1.1 CY8CTMG200-16LGXI, CY8CTMG200A-16LGXI, CY8CTST200-16LGXI, CY8CTST200A-16LGXI PSoC 16-Pin Part Pinout	19
1.1.2 CY8CTMG200-24LQXI, CY8CTMG200A-24LQXI, CY8CTST200-24LQXI, CY8CTST200A-24LQXI PSoC 24-Pin Part Pinout	20
1.1.3 CY8CTMG200-32LQXI, CY8CTMG200A-32LQXI, CY8CTST200-32LQXI, CY8CTST200A-32LQXI, CY8CTMG201-32LQXI, CY8CTMG201A-32LQXI PSoC 32- Pin Part Pinout	21
1.1.4 CY8CTMG200-48LTXI, CY8CTMG200A-48LTXI, CY8CTST200-48LTXI, CY8CTST200A-48LTXI, CY8CTMG201-48LTXI, CY8CTMG201A-48LTXI PSoC 48-Pin Part Pinout	22
Section B: PSoC Core	23
2. CPU Core (M8C)	27
2.1 Overview.....	27
2.2 Internal Registers.....	27
2.3 Address Spaces.....	27
2.4 Instruction Set Summary	28
2.5 Instruction Formats	30
2.5.1 One-Byte Instructions	30
2.5.2 Two-Byte Instructions	30
2.5.3 Three-Byte Instructions.....	31
2.6 Register Definitions.....	32
2.6.1 CPU_F Register	32
2.6.2 Related Registers	32
3. Supervisory ROM (SROM)	33
3.1 Architectural Description.....	33
3.1.1 Additional SROM Feature	34
3.1.2 SROM Function Descriptions	34
3.1.2.1 SWBootReset Function	34
3.1.2.2 ReadBlock Function	35
3.1.2.3 WriteBlock Function.....	35
3.1.2.4 EraseBlock Function.....	36
3.1.2.5 ProtectBlock Function.....	36
3.1.2.6 TableRead Function	36
3.1.2.7 EraseAll Function	36
3.1.2.8 Checksum Function.....	37
3.1.2.9 Calibrate0 Function	37
3.1.2.10 Calibrate1 Function	37

3.1.2.11	WriteAndVerify Function.....	37
3.1.2.12	HWBootReset Function.....	38
3.2	Register Definitions	38
4.	RAM Paging	39
4.1	Architectural Description.....	39
4.1.1	Basic Paging.....	39
4.1.2	Stack Operations	40
4.1.3	Interrupts	40
4.1.4	MVI Instructions.....	40
4.1.5	Current Page Pointer.....	40
4.1.6	Index Memory Page Pointer.....	41
4.2	Register Definitions	42
4.2.1	TMP_DRx Registers	42
4.2.2	CUR_PP Register	42
4.2.3	STK_PP Register	43
4.2.4	IDX_PP Register	43
4.2.5	MVR_PP Register	43
4.2.6	MVW_PP Register	44
4.2.7	Related Registers	44
5.	Interrupt Controller	45
5.1	Architectural Description.....	45
5.1.1	Posted versus Pending Interrupts	46
5.2	Application Overview	46
5.3	Register Definitions	48
5.3.1	INT_CLR0 Register	48
5.3.2	INT_CLR1 Register	49
5.3.3	INT_CLR2 Register	50
5.3.4	INT_MSK0 Register	51
5.3.5	INT_MSK1 Register	51
5.3.6	INT_MSK2 Register	52
5.3.7	INT_SW_EN Register	52
5.3.8	INT_VC Register	52
5.3.9	Related Registers	53
6.	General Purpose I/O (GPIO)	55
6.1	Architectural Description.....	55
6.1.1	General Description	56
6.1.2	Digital I/O	56
6.1.3	Analog and Digital Inputs.....	56
6.1.4	Port 1 Distinctions.....	56
6.1.5	Port 0 Distinctions.....	57
6.1.6	GPIO Block Interrupts.....	57
6.1.6.1	Interrupt Modes	57
6.1.7	Data Bypass	58
6.2	Register Definitions	59
6.2.1	PRTxDR Registers	59
6.2.2	PRTxIE Registers	59
6.2.3	PRTxDMx Registers	60
6.2.4	IO_CFG1 Register.....	61
6.2.5	IO_CFG2 Register.....	61

7. Internal Main Oscillator (IMO)	63
7.1 Architectural Description.....	63
7.2 Application Overview	63
7.2.1 Trimming the IMO	63
7.2.2 Engaging Slow IMO	63
7.3 Register Definitions.....	64
7.3.1 IMO_TR Register.....	64
7.3.2 IMO_TR1 Register	64
7.3.3 CPU_SCR1 Register	65
7.3.4 OSC_CR2 Register	65
7.3.5 Related Registers	66
8. Internal Low Speed Oscillator (ILO)	67
8.1 Architectural Description.....	67
8.2 Register Definitions.....	68
8.2.1 ILO_TR Register	68
9. External Crystal Oscillator (ECO)	69
9.1 Architectural Description.....	69
9.2 Application Overview	70
9.3 Register Definitions.....	71
9.3.1 ECO_ENBUS Register	71
9.3.2 ECO_TRIM Register	71
9.3.3 ECO_CFG Register	71
9.3.4 Related Registers	72
10. Sleep and Watchdog	73
10.1 Architectural Description.....	73
10.1.1 Sleep Control Implementation Logic.....	74
10.1.1.1 Wakeup Logic.....	74
10.1.2 Sleep Timer.....	76
10.2 Application Overview	76
10.3 Register Definitions.....	77
10.3.1 RES_WDT Register	77
10.3.2 SLP_CFG Register	77
10.3.3 SLP_CFG2 Register	78
10.3.4 SLP_CFG3 Register	78
10.3.5 Related Registers	78
10.4 Timing Diagrams.....	79
10.4.1 Sleep Sequence	79
10.4.2 Wakeup Sequence.....	80
10.4.3 Bandgap Refresh.....	80
10.4.4 Watchdog Timer.....	81
Section C: TrueTouch System	83
11. TrueTouch Module	85
11.1 Architectural Description.....	85
11.1.1 Types of TrueTouch Approaches	85
11.1.1.1 Positive Charge Integration	85
11.1.1.2 Relaxation Oscillator.....	86
11.1.1.3 Successive Approximation	87
11.1.1.4 Negative Charge Integration.....	88

11.1.1.5 Sigma Delta.....	89
11.1.2 IDAC.....	90
11.1.3 TrueTouch Counter	90
11.1.3.1 Operation	91
11.2 Register Definitions	92
11.2.1 CS_CR0 Register	92
11.2.2 CS_CR1 Register	93
11.2.3 CS_CR2 Register	93
11.2.4 CS_CR3 Register	94
11.2.5 CS_CNTL Register	94
11.2.6 CS_CNTH Register	94
11.2.7 CS_STAT Register	95
11.2.8 CS_TIMER Register	95
11.2.9 CS_SLEW Register	96
11.2.10 PRS_CR Register	96
11.2.11 IDAC_D Register	97
11.3 Timing Diagrams	97
12. I/O Analog Multiplexer	99
12.1 Architectural Description.....	99
12.2 Register Definitions	100
12.2.1 MUX_CRx Registers	100
13. Comparators	101
13.1 Architectural Description	101
13.2 Register Definitions	103
13.2.1 CMP_RDC Register	103
13.2.2 CMP_MUX Register	103
13.2.3 CMP_CR0 Register	104
13.2.4 CMP_CR1 Register	104
13.2.5 CMP_LUT Register	104
Section D: System Resources	105
14. Digital Clocks	109
14.1 Architectural Description.....	109
14.1.1 Internal Main Oscillator.....	109
14.1.2 Internal Low Speed Oscillator.....	110
14.1.3 External Clock	110
14.1.3.1 Switch Operation.....	110
14.2 Register Definitions	112
14.2.1 USB_MISC_CR Register	112
14.2.2 OUT_P0 Register	113
14.2.3 OUT_P1 Register	113
14.2.4 OSC_CR0 Register	113
14.2.5 OSC_CR2 Register	115
15. I2C Slave	117
15.1 Architectural Description.....	117
15.1.1 Basic I2C Data Transfer	118
15.2 Application Overview	118
15.2.1 Slave Operation	118
15.2.2 EZI2C Mode	119

15.3	Register Definitions.....	122
15.3.1	I2C_XCFG Register.....	122
15.3.2	I2C_XSTAT Register.....	123
15.3.3	I2C_ADDR Register.....	123
15.3.4	I2C_BP Register.....	123
15.3.5	I2C_CP Register.....	124
15.3.6	CPU_BP Register.....	124
15.3.7	CPU_CP Register.....	124
15.3.8	I2C_BUFS Register.....	125
15.3.9	I2C_CFG Register	126
15.3.10	I2C_SCR Register	128
15.3.11	I2C_DR Register	129
15.4	Timing Diagrams.....	130
15.4.1	Clock Generation	130
15.4.2	Basic I/O Timing.....	130
15.4.3	Status Timing	131
15.4.4	Slave Stall Timing	132
15.4.5	Implementation	132
15.4.6	Compatibility Mode Configuration.....	133
16.	System Resets	135
16.1	Architectural Description.....	135
16.2	Pin Behavior During Reset	135
16.2.1	GPIO Behavior on Power Up.....	135
16.2.2	Powerup External Reset Behavior.....	136
16.2.3	GPIO Behavior on External Reset.....	136
16.3	Register Definitions.....	137
16.3.1	CPU_SCR1 Register	137
16.3.2	CPU_SCR0 Register	138
16.4	Timing Diagrams.....	139
16.4.1	Power On Reset	139
16.4.2	External Reset	139
16.4.3	Watchdog Timer Reset	139
16.4.4	Reset Details	141
16.5	Power Modes.....	141
17.	POR and LVD	143
17.1	Architectural Description.....	143
17.2	Register Definitions.....	144
17.2.1	VLT_CR Register	144
17.2.2	VLT_CMP Register	144
18.	SPI	145
18.1	Architectural Description.....	145
18.1.1	SPI Protocol Function	145
18.1.1.1	SPI Protocol Signal Definitions	146
18.1.2	SPI Master Function	146
18.1.2.1	Usability Exceptions	146
18.1.2.2	Block Interrupt	146
18.1.3	SPI Slave Function	146
18.1.3.1	Usability Exceptions	146
18.1.3.2	Block Interrupt	147
18.1.4	Input Synchronization	147

18.2 Register Definitions	147
18.2.1 SPI_TXR Register	147
18.2.2 SPI_RXR Register.....	148
18.2.2.1 SPI Master Data Register Definitions.....	148
18.2.2.2 SPI Slave Data Register Definitions.....	148
18.2.3 SPI_CR Register	149
18.2.3.1 SPI Control Register Definitions.....	149
18.2.4 SPI_CFG Register.....	150
18.2.4.1 SPI Configuration Register Definitions	150
18.2.5 Related Registers	150
18.3 Timing Diagrams	151
18.3.1 SPI Mode Timing	151
18.3.2 SPIM Timing	152
18.3.3 SPIS Timing.....	157
19. Programmable Timer	161
19.1 Architectural Description.....	161
19.1.1 Operation.....	161
19.2 Register Definitions	163
19.2.1 PT0_CFG Register	163
19.2.2 PT1_CFG Register	163
19.2.3 PT2_CFG Register	164
19.2.4 PTx_DATA0 Register.....	164
19.2.5 PTx_DATA1 Register.....	164
20. Full-Speed USB	165
20.1 Architectural Description.....	165
20.2 Application Description	165
20.2.1 USB SIE	165
20.2.2 USB SRAM.....	166
20.2.2.1 PSoC Memory Arbiter	166
20.2.3 Oscillator Lock	168
20.2.4 Transceiver	168
20.2.5 USB Suspend	168
20.2.5.1 Using Standby I2C-USB Sleep Mode for USB Suspend.....	169
20.2.5.2 Using Standby or Deep Sleep Modes for USB Suspend	169
20.2.5.3 Wakeup from Suspend	169
20.2.6 Regulator	169
20.3 Register Definitions	171
20.3.1 USB_SOF0 Register	171
20.3.2 USB_CR0 Register	171
20.3.3 USBIO_CR0 Register.....	172
20.3.4 USBIO_CR1 Register	172
20.3.5 EP0_CR Register	173
20.3.6 EP0_CNT Register	174
20.3.7 EP0_DRx Register	174
20.3.8 EPx_CNT1 Register	175
20.3.9 EPx_CNT0 Register	176
20.3.10 EPx_CR0 Register	177
20.3.11 PMAX_WA Register	178
20.3.12 PMAX_DR Register	179
20.3.13 PMAX_RA Register	180
20.3.14 USB_CR1 Register	180

20.3.15 IMO_TR1 Register	181
20.3.16 Related Registers	181
Section E: Registers	183
21. Register Reference	187
21.1 Maneuvering Around the Registers	187
21.2 Register Conventions	187
21.3 Bank 0 Registers	188
21.3.1 PRTxDR	188
21.3.2 PRTxIE	189
21.3.3 SPI_TXR	190
21.3.4 SPI_RXR	191
21.3.5 SPI_CR	192
21.3.6 USB_SOF0	193
21.3.7 USB_SOF1	194
21.3.8 USB_CR0	195
21.3.9 USBIO_CR0	196
21.3.10 USBIO_CR1	197
21.3.11 EP0_CR	198
21.3.12 EP0_CNT	199
21.3.13 EP0_DRx	200
21.3.14 EPx_CNT0	201
21.3.15 EPx_CNT1	202
21.3.16 PMAX_DR	203
21.3.17 AMUX_CFG	204
21.3.18 CMP_RDC	205
21.3.19 CMP_MUX	206
21.3.20 CMP_CR0	207
21.3.21 CMP_CR1	208
21.3.22 CMP_LUT	210
21.3.23 CS_CR0	211
21.3.24 CS_CR1	212
21.3.25 CS_CR2	213
21.3.26 CS_CR3	214
21.3.27 CS_CNTL	215
21.3.28 CS_CNTH	216
21.3.29 CS_STAT	217
21.3.30 CS_TIMER	218
21.3.31 CS_SLEW	219
21.3.32 PRS_CR	220
21.3.33 PT0_CFG	221
21.3.34 PTx_DATA1	222
21.3.35 PTx_DATA0	223
21.3.36 PT1_CFG	224
21.3.37 PT2_CFG	225
21.3.38 I2C_XCFG	226
21.3.39 I2C_XSTAT	227
21.3.40 I2C_ADDR	228
21.3.41 I2C_BP	229
21.3.42 I2C_CP	230
21.3.43 CPU_BP	231
21.3.44 CPU_CP	232
21.3.45 I2C_BUF	233

21.3.46 CUR_PP	234
21.3.47 STK_PP	235
21.3.48 IDX_PP	236
21.3.49 MVR_PP	237
21.3.50 MVW_PP	238
21.3.51 I2C_CFG	239
21.3.52 I2C_SCR	240
21.3.53 I2C_DR	241
21.3.54 INT_CLR0	242
21.3.55 INT_CLR1	244
21.3.56 INT_CLR2	246
21.3.57 INT_MSK2	248
21.3.58 INT_MSK1	249
21.3.59 INT_MSK0	250
21.3.60 INT_SW_EN	251
21.3.61 INT_VC	252
21.3.62 RES_WDT	253
21.3.63 CPU_F	254
21.3.64 IDAC_D	256
21.3.65 CPU_SCR1	257
21.3.66 CPU_SCR0	258
21.4 Bank 1 Registers	259
21.4.1 PRTxDM0	259
21.4.2 PRTxDM1	260
21.4.3 SPI_CFG	261
21.4.4 USB_CR1	262
21.4.5 PMAX_WA	263
21.4.6 PMAX_RA	264
21.4.7 EPx_CR0	265
21.4.8 TMP_DRx	266
21.4.9 USB_MISC_CR	267
21.4.10 OUT_P0	268
21.4.11 ECO_ENBUS	269
21.4.12 ECO_TRIM	270
21.4.13 MUX_CRx	271
21.4.14 IO_CFG1	272
21.4.15 OUT_P1	273
21.4.16 IO_CFG2	275
21.4.17 OSC_CR0	276
21.4.18 ECO_CFG	277
21.4.19 OSC_CR2	278
21.4.20 VLT_CR	279
21.4.21 VLT_CMP	280
21.4.22 IMO_TR	281
21.4.23 ILO_TR	282
21.4.24 SLP_CFG	283
21.4.25 SLP_CFG2	284
21.4.26 SLP_CFG3	285
21.4.27 IMO_TR1	286
Section F: Glossary	287
Section F: Index	303

Section A: Overview



The PSoC® family consists of many Programmable System-on-Chip with On-Chip Controller devices. The CY8CTMG20x and CY8CTST200 PSoC devices have fixed analog and digital resources in addition to a fast CPU, Flash program memory, and SRAM data memory to support various TrueTouch™ algorithms.

For the most up-to-date ordering, pinout, packaging, or electrical specification information, refer to the PSoC device's data sheet. For the most current technical reference manual information and newest product documentation, go to the Cypress web site at <http://www.cypress.com> >> Documentation.

This section contains:

- [Pin Information on page 19.](#)
-

Document Organization

This manual is organized into sections and chapters, according to PSoC functionality. Each section contains a top-level architectural diagram and a register summary (if applicable). Most chapters within the sections have an introduction, an architectural/application description, register definitions, and timing diagrams. The sections are as follows:

- **Overview** – Presents the top-level architecture, helpful information to get started, and document history and conventions. The PSoC device **pinouts** are detailed in the chapter [Pin Information, on page 19.](#)
- **PSoC Core** – Describes the heart of the PSoC device in various chapters, beginning with an architectural overview and a summary list of registers pertaining to the PSoC core.
- **TrueTouch System** – Describes the configurable PSoC TrueTouch system in various chapters, beginning with an architectural overview and a summary list of registers pertaining to the TrueTouch system.
- **System Resources** – Presents additional PSoC system resources, beginning with an overview and a summary list of registers pertaining to system resources.
- **Registers** – Lists all PSoC device registers in register mapping tables, and presents bit-level detail of each register in its own Register Reference chapter. Where applicable, detailed register descriptions are also located in each chapter.
- **Glossary** – Defines the specialized terminology used in this manual. Glossary terms are presented in ***bold, italic font*** throughout this manual.
- **Index** – Lists the location of key topics and elements that constitute and empower the PSoC devices.

Top Level Architecture

The PSoC block diagram on the next page illustrates the top-level architecture of the CY8CTMG20x and CY8CTST200 devices. Each major grouping in the diagram is covered in this manual in its own section: PSoC Core, TrueTouch System, and the System Resources. Banding these three main areas together is the communication network of the system **bus**.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses the **SRAM** for data storage, an **interrupt** controller for easy program execution to new addresses, sleep and watchdog timers, a regulated 3.0V output option is provided for Port 1 I/Os, and multiple **clock** sources that include the IMO (internal main oscillator) and ILO (internal low speed oscillator) for precision, programmable clocking.

The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor. Within the CPU core are the **SROM** and **Flash** memory components that provide flexible programming.

PSoC GPIOs provide connection to the CPU and the TrueTouch resources of the device. Each pin's drive mode is selectable from four options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on low level and change from last read.

TrueTouch™ System


The TrueTouch System is composed of comparators, reference drivers, I/O multiplexers, and digital logic to support various capacitive sensing algorithms. Various reference selections are provided. Digital logic is mainly comprised of counters and timers.

System Resources

The System Resources provide additional PSoC capability. These system resources include:

- Digital clocks to increase the flexibility of the PSoC programmable system-on-chip.
- I2C functionality with "no bus stalling."
- Various system resets supported by the M8C.
- Power-On-Reset (POR) circuit protection.
- SPI master and slave functionality.
- A programmable timer to provide periodic interrupts.
- Clock boost network providing a stronger signal to switches.
- Full-speed USB interface for USB 2.0 communication with 512 bytes of dedicated buffer memory and an internal 3V regulator.

PSoC Core Top-Level Block Diagram



Getting Started

The quickest path to understanding PSoC is by reading the PSoC device's data sheet and using *PSoC Designer™ Integrated Development Environment (IDE)*. This manual is useful for understanding the details of the PSoC integrated circuit.

Important Note For the most up-to-date Ordering, Packaging, or Electrical Specification information, refer to the individual PSoC device's data sheet or go to <http://www.cypress.com>.

Support

Free support for PSoC products is available online at <http://www.cypress.com>. Resources include Training Seminars, Discussion Forums, Application Notes, TightLink Technical Support Email/Knowledge Base, and Application Support Technicians.

Technical Support can be reached at <http://www.cypress.com/support>.

Product Upgrades

Cypress provides scheduled upgrades and version enhancements for PSoC Designer free of charge. You can order the upgrades from your distributor on CD-ROM or download them directly from <http://www.cypress.com> under Software. Also provided are critical updates to system documentation under [>> Documentation](http://www.cypress.com).

Development Kits

The Cypress Online Store contains development kits, **C** compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at <http://www.cypress.com> under Order >> PSoC Kits.

Document History

This section serves as a chronicle of the *PSoC® CY8CTMG20x, CY8CTMG20xA, CY8CTST200, CY8CTST200A Technical Reference Manual*.

Technical Reference Manual History

Version/ Release Date	Originator	Description of Change
** May 2009	DSG	First release of the CY8CTMG20x, CY8CTST200 Technical Reference Manual.
*A August 2009	DSG	Second release of the CY8CTMG20x, CY8CTST200 Technical Reference Manual.
*B November 2009	FSU	Multiple fixes, primarily to the sleep and I2C chapters.
*C December 2009	FSU	Multiple fixes, primarily to the External Crystal Oscillator chapter.

Documentation Conventions

There are only four distinguishing font types used in this manual, besides those found in the headings.

- The first is the use of *italics* when referencing a document title or file name.
- The second is the use of ***bold italics*** when referencing a term described in the Glossary of this manual.
- The third is the use of Times New Roman font, distinguishing equation examples.
- The fourth is the use of Courier New font, distinguishing code examples.

Register Conventions

The following table lists the register conventions that are specific to this manual. A more detailed set of register conventions is located in the [Register Reference chapter on page 187](#).

Register Conventions

Convention	Example	Description
'x' in a register name	PRTxIE	Multiple instances/address ranges of the same register
R	R : 00	Read register or bit(s)
W	W : 00	Write register or bit(s)
O	RO : 00	Only a read/write register or bit(s).
L	RL : 00	Logical register or bit(s)
C	RC : 00	Clearable register or bit(s)
00	RW : 00	Reset value is 0x00 or 00h
XX	RW : XX	Register is not reset
0,	0,04h	Register is in bank 0
1,	1,23h	Register is in bank 1
x,	x,F7h	Register exists in register bank 0 and register bank 1
Empty, grayed-out table cell		Reserved bit or group of bits, unless otherwise stated

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah') and **hexadecimal** numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are **decimal**.

Units of Measure

This table lists the units of measure used in this manual.

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibels
fF	femtofarad
Hz	hertz
k	kilo, 1000
K	2 ¹⁰ , 1024
KB	1024 bytes
Kbit	1024 bits
kHz	kilohertz (32.000)
kΩ	kilohm
MHz	megahertz
MΩ	megaohm
µA	microampere
µF	microfarad
µs	microsecond
µV	microvolt
µVRMS	microvolts root-mean-square
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
pp	peak-to-peak
ppm	parts per million
sps	samples per second
σ	sigma: one standard deviation
V	volt

Section A: Overview

Acronyms

This table lists the acronyms that are used in this manual.

Acronyms

Acronym	Description
ABUS	analog output bus
AC	alternating current
ADC	analog-to-digital converter
API	Application Programming Interface
BC	broadcast clock
BR	bit rate
BRA	bus request acknowledge
BRQ	bus request
CBUS	comparator bus
CI	carry in
CMP	compare
CO	carry out
CPU	central processing unit
CRC	cyclic redundancy check
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
DI	digital or data input
DMA	direct memory access
DO	digital or data output
ECO	external crystal oscillator
FB	feedback
GIE	global interrupt enable
GPIO	general purpose I/O
ICE	in-circuit emulator
IDE	integrated development environment
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
IOR	I/O read
IOW	I/O write
IPOR	imprecise power on reset
IRQ	interrupt request
ISR	interrupt service routine
ISSP	in system serial programming
IVR	interrupt vector read
LFSR	linear feedback shift register
LRb	last received bit
LRB	last received byte
LSb	least significant bit
LSB	least significant byte
LUT	look-up table
MISO	master-in-slave-out
MOSI	master-out-slave-in
MSb	most significant bit
MSB	most significant byte
PC	program counter

Acronyms (*continued*)

Acronym	Description
PCH	program counter high
PCL	program counter low
PD	power down
PMA	PSoC® memory arbiter
POR	power on reset
PPOR	precision power on reset
PRS	pseudo random sequence
PSoC®	Programmable System-on-Chip
PSSDC	power system sleep duty cycle
PWM	pulse width modulator
RAM	random access memory
RETI	return from interrupt
RO	relaxation oscillator
ROM	read only memory
RW	read/write
SAR	successive approximation register
SC	switched capacitor
SIE	serial interface engine
SE0	single-ended zero
SOF	start of frame
SP	stack pointer
SPI	serial peripheral interconnect
SPIM	serial peripheral interconnect master
SPIS	serial peripheral interconnect slave
SRAM	static random access memory
SROM	supervisory read only memory
SSADC	single slope ADC
SSC	supervisory system call
TC	terminal count
USB	universal serial bus
WDT	watchdog timer
WDR	watchdog reset
XRES	external reset

1. Pin Information



This chapter lists, describes, and illustrates all pins and pinout configurations for the CY8CTMG20x, CY8CTMG20xA, CY8CTST200, and CY8CTST200A PSoC devices. For up-to-date ordering, pinout, and packaging information, refer to the individual PSoC device's data sheet or go to <http://www.cypress.com>.

1.1 Pinouts


The CY8CTMG20x, CY8CTMG20xA, CY8CTST200, and CY8CTST200A PSoC devices are available in a variety of packages. Every **port** pin (labeled with a “P”), except for **Vss**, **Vdd**, and XRES in the following tables and illustrations, is capable of Digital I/O.

1.1.1 CY8CTMG200-16LGXI, CY8CTMG200A-16LGXI, CY8CTST200-16LGXI, CY8CTST200A-16LGXI PSoC 16-Pin Part Pinout

Table 1-1. 16-Pin QFN/COL Part Pinout

Pin No.	Type		Name	Description
	Digital	Analog		
1	IO	I	P2[5]	XTAL Out
2	IO	I	P2[3]	XTAL In
3	IOHR	I	P1[7]	I2C SCL, SPI SS
4	IOHR	I	P1[5]	I2C SDA, SPI MISO
5	IOHR	I	P1[3]	SPI CLK
6	IOHR	I	P1[1]	TC CLK*, I2C SCL, SPI MOSI
7	Power		Vss	Ground pin
8	IOHR	I	P1[0]	TC DATA*, I2C SDA, SPI CLK
9	IOHR	I	P1[2]	
10	IOHR	I	P1[4]	EXTCLK
11	Input		XRES	Active high external reset with internal pull down
12	IOH	I	P0[4]	
13	Power		Vdd	Power pin
14	IOH	I	P0[7]	
15	IOH	I	P0[3]	Integrating input
16	IOH	I	P0[1]	Integrating input

**CY8CTMG200-16LGXI, CY8CTMG200A-16LGXI,
CY8CTST200-16LGXI CY8CTST200A-16LGXI PSoC
Devices**



LEGEND A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output Option.


* These are the ISSP pins, which are not High Z at POR (Power On Reset).

1.1.2 CY8CTMG200-24LQXI, CY8CTMG200A-24LQXI, CY8CTST200-24LQXI, CY8CTST200A-24LQXI PSoC 24-Pin Part Pinout

Table 1-2. 24-Pin QFN Part Pinout **

Pin No.	Type		Name	Description
	Digital	Analog		
1	IO	I	P2[5]	XTAL Out
2	IO	I	P2[3]	XTAL In
3	IO	I	P2[1]	
4	IOHR	I	P1[7]	I2C SCL, SPI SS
5	IOHR	I	P1[5]	I2C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	TC CLK*, I2C SCL, SPI MOSI
8			NC	No connection
9	Power		Vss	Ground pin
10	IOHR	I	P1[0]	TC DATA*, I2C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	EXTCLK
13	IOHR	I	P1[6]	
14	Input		XRES	Active high external reset with internal pull down
15	IO	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Power		Vdd	Power pin
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input

**CY8CTMG200-24LQXI, CY8CTMG200A-24LQXI,
CY8CTST200-24LQXI, CY8CTST200-24LQXI
PSoC Device**



LEGEND A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output Option.

* These are the ISSP pins, which are not High Z at POR (Power On Reset).

** The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

1.1.3 CY8CTMG200-32LQXI, CY8CTMG200A-32LQXI, CY8CTST200-32LQXI, CY8CTST200A-32LQXI, CY8CTMG201-32LQXI, CY8CTMG201A-32LQXI PSoC 32-Pin Part Pinout

Table 1-3. 32-Pin QFN Part Pinout **


Pin No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	IO	I	P2[7]	
3	IO	I	P2[5]	XTAL Out
4	IO	I	P2[3]	XTAL In
5	IO	I	P2[11]	
6	IO	I	P3[3]	
7	IO	I	P3[1]	
8	IOHR	I	P1[7]	I2C SCL, SPI SS
9	IOHR	I	P1[5]	I2C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK
11	IOHR	I	P1[1]	TC CLK*, I2C SCL, SPI MOSI
12	Power	Vss		Ground pin
13	IOHR	I	P1[0]	TC DATA*, I2C SDA, SPI CLK
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	EXTCLK
16	IOHR	I	P1[6]	
17	Input	XRES		Active high external reset with internal pull down
18	IO	I	P3[0]	
19	IO	I	P3[2]	
20	IO	I	P2[0]	
21	IO	I	P2[2]	
22	IO	I	P2[4]	
23	IO	I	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Power	Vdd		Power pin
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	
32	Power	Vss		Ground pin

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

* ISSP pin which is not High Z at POR (Power On Reset).

** The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

**CY8CTMG200-32LQXI, CY8CTMG200A-32LQXI,
CY8CTST200-32LQXI, CY8CTST200A-32LQXI,
CY8CTMG201-32LQXI, CY8CTMG201A-32LQXI PSoC
Devices**




1.1.4 CY8CTMG200-48LTXI, CY8CTMG200A-48LTXI, CY8CTST200-48LTXI, CY8CTST200A-48LTXI, CY8CTMG201-48LTXI, CY8CTMG201A-48LTXI PSoC 48-Pin Part Pinout

Table 1-4. 48-Pin Part Pinout **

Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	IO	I	P2[7]	
3	IO	I	P2[5]	XTAL Out
4	IO	I	P2[3]	XTAL In
5	IO	I	P2[1]	
6	IO	I	P4[3]	
7	IO	I	P4[1]	
8	IO	I	P3[7]	
9	IO	I	P3[5]	
10	IO	I	P3[3]	
11	IO	I	P3[1]	
12	IOHR	I	P1[7]	I2C SCL, SPI SS
13	IOHR	I	P1[5]	I2C SDA, SPI MISO
14			NC	No connection
15			NC	No connection
16	IOHR	I	P1[3]	SPI CLK
17	IOHR	I	P1[1]	TC CLK*, I2C SCL, SPI MOSI
18	Power	Vss		Ground pin
19	IO		D +	USB PHY
20	IO		D -	USB PHY
21	Power	Vdd		Power pin
22	IOHR	I	P1[0]	TC DATA*, I2C SDA, SPI CLK
23	IOHR	I	P1[2]	
24	IOHR	I	P1[4]	EXTCLK
25	IOHR	I	P1[6]	
26	Input	XRES		Active high external reset with internal pull down
27	IO	I	P3[0]	
28	IO	I	P3[2]	
29	IO	I	P3[4]	
30	IO	I	P3[6]	
31	IO	I	P4[0]	
32	IO	I	P4[2]	
33	IO	I	P2[0]	
34	IO	I	P2[2]	
35	IO	I	P2[4]	
36	IO	I	P2[6]	
37	IOH	I	P0[0]	
38	IOH	I	P0[2]	
39	IOH	I	P0[4]	
40	IOH	I	P0[6]	

**CY8CTMG200-48LTXI, CY8CTMG200A-48LTXI,
CY8CTST200-48LTXI, CY8CTST200A-48LTXI,
CY8CTMG201-48LTXI, CY8CTMG201A-48LTXI PSoC
Devices**



Pin No.	Digital	Analog	Name	Description
41	Power		Vdd	Power pin
42			NC	No connection
43			NC	No connection
44	IOH	I	P0[7]	
45	IOH	I	P0[5]	
46	IOH	I	P0[3]	Integrating input
47	Power		Vss	Ground pin
48	IOH	I	P0[1]	Integrating input

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

* ISSP pin which is not High Z at POR (Power On Reset).

** The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

Section B: PSoC Core




The PSoC Core section discusses the core components of a PSoC device with a base part number of CY8CTMG20x or CY8CTST200 and the registers associated with those components. The core section covers the heart of the PSoC device, which includes the M8C **microcontroller**; SRAM, interrupt controller, GPIO, and **SRAM** paging; multiple clock sources such as IMO and ILO; and sleep and watchdog functionality. This section includes these chapters:

- [CPU Core \(M8C\) on page 27.](#)
- [Supervisory ROM \(SRAM\) on page 33.](#)
- [RAM Paging on page 39.](#)
- [Interrupt Controller on page 45.](#)
- [General Purpose I/O \(GPIO\) on page 55.](#)
- [Internal Main Oscillator \(IMO\) on page 63.](#)
- [Internal Low Speed Oscillator \(ILO\) on page 67.](#)
- [External Crystal Oscillator \(ECO\), on page 69](#)
- [Sleep and Watchdog on page 73.](#)

Top-Level Core Architecture

This figure displays the top level architecture of the PSoC core. Each component of the figure is discussed at length in this section.

PSoC Core Block Diagram



Core Register Summary

This table lists all the PSoC registers for the CPU core in **address** order within their system resource configuration. The grayed out bits are reserved bits. If you write these bits always write them with a value of '0'. For the core registers, the first 'x' in some **register** addresses represents either bank 0 or bank 1. These registers are listed throughout this manual in bank 0, even though they are also available in bank 1.

Summary Table of the Core Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
M8C REGISTER (page 27)										
x,F7h	CPU_F	PgMode[1:0]	XIO_1	XIO		Carry	Zero	GIE		RL : 02
RAM PAGING (SRAM) REGISTERS (page 39)										
x,6Ch	TMP_DR0			Data[7:0]						RW : 00
x,6Dh	TMP_DR1			Data[7:0]						RW : 00
x,6Eh	TMP_DR2			Data[7:0]						RW : 00
x,6Fh	TMP_DR3			Data[7:0]						RW : 00
0,D0h	CUR_PP				Page Bits[2:0]					RW : 0
0,D1h	STK_PP				Page Bits[2:0]					RW : 0
0,D3h	IDX_PP				Page Bits[2:0]					RW : 0
0,D4h	MVR_PP				Page Bits[2:0]					RW : 0
0,D5h	MVW_PP				Page Bits[2:0]					RW : 0
INTERRUPT CONTROLLER REGISTERS (page 45)										
0,DAh	INT_CLR0	I2C	Sleep	SPI	GPIO	Timer0	TrueTouch	Analog	V Monitor	RW : 00
0,DBh	INT_CLR1	Endpoint3	Endpoint2	Endpoint1	Endpoint0	USB SOF	USB Bus Rst	Timer2	Timer1	RW : 00
0,DCh	INT_CLR2			USB_WAKE	Endpoint8	Endpoint7	Endpoint6	Endpoint5	Endpoint4	RW : 00
0,DEh	INT_MSK2			USB_Wakeup	Endpoint8	Endpoint7	Endpoint6	Endpoint5	Endpoint4	RW : 00
0,DFh	INT_MSK1	Endpoint3	Endpoint2	Endpoint1	Endpoint0	USB SOF	USB Bus Reset	Timer2	Timer1	RW : 00
0,E0h	INT_MSK0	I2C	Sleep	SPI	GPIO	Timer0	TrueTouch	Analog	V Monitor	RW : 00
0,E1h	INT_SW_EN								ENSWINT	RW : 0
0,E2h	INT_VC				Pending Interrupt[7:0]					RC : 00
GENERAL PURPOSE I/O (GPIO) REGISTERS (page 59)										
0,00h	PRT0DR			Data[7:0]						RW : 00
0,01h	PRT0IE			Interrupt Enables[7:0]						RW : 00
0,04h	PRT1DR			Data[7:0]						RW : 00
0,05h	PRT1IE			Interrupt Enables[7:0]						RW : 00
0,08h	PRT2DR			Data[7:0]						RW : 00
0,09h	PRT2IE			Interrupt Enables[7:0]						RW : 00
0,0Ch	PRT3DR			Data[7:0]						RW : 00
0,0Dh	PRT3IE			Interrupt Enables[7:0]						RW : 00
1,00h	PRT0DM0			Drive Mode 0[7:0]						RW : 00
1,01h	PRT0DM1			Drive Mode 1[7:0]						RW : FF
1,04h	PRT1DM0			Drive Mode 0[7:0]						RW : 00
1,05h	PRT1DM1			Drive Mode 1[7:0]						RW : FF
1,08h	PRT2DM0			Drive Mode 0[7:0]						RW : 00
1,09h	PRT2DM1			Drive Mode 1[7:0]						RW : FF
1,0Ch	PRT3DM0			Drive Mode 0[7:0]						RW : 00
1,0Dh	PRT3DM1			Drive Mode 1[7:0]						RW : FF
0,10h	PRTxDR			Data[7:0]						RW : 00
0,11h	PRTxIE			Interrupt Enables[7:0]						RW : 00
1,10h	PRTxDM0			Drive Mode 0[7:0]						RW : 00
1,11h	PRTxDM1			Drive Mode 0[7:0]						RW : 00

Summary Table of the Core Registers (*continued*)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DCh	IO_CFG1	StrongP		Range[1:0]	P1_LOW_THRS	SPICLK_ON_P10	REG_EN	IPOINT	RW : 00	
INTERNAL MAIN OSCILLATOR (IMO) REGISTER (page 64)										
1,E8h	IMO_TR			Trim[7:0]						W : 00
1,FAh	IMO_TR1					Fine Trim[2:0]				RW : 00
x,FEh	CPU_SCR1	IRESS		SLIM[1:0]				IRAMDIS		# : 00
1,E2h	OSC_CR2			CLK48MEN		EXTCLKEN	IMODIS			RW : 00
INTERNAL LOW SPEED OSCILLATOR (ILO) REGISTER (page 68)										
1,E9h	ILO_TR		PD_MODE	ILOFREQ	SATBIASB	Freq Trim[3:0]				RW : 18
EXTERNAL CRYSTAL OSCILLATOR (ECO) REGISTERS (page 69)										
1,D2h	ECO_ENBUS				ECO_ENBUS[2:0]					RW : 07
1,D3h	ECO_TRIM			ECO_XGM[2:0]		ECO_PL[1:0]				RW : 00
1,E1h	ECO_CFG				ECO_LPM	ECO_EXW	ECO_EX			RW : 00
SLEEP AND WATCHDOG REGISTERS (page 77)										
0,E3h	RES_WDT			WDSL_Clear[7:0]						W : 00
1,EBh	SLP_CFG	PSSDC[1:0]								RW : 0
1,ECh	SLP_CFG2				ALT_Buzz [1:0]	I2C_ON	LSO_OFF			RW : 00
1,EDh	SLP_CFG3		DBL_TAPS	T2TAP [1:0]	T1TAP [1:0]	T0TAP [1:0]				RW : 0x7F

LEGEND

- L The and f, expr; or f, expr; and xor f, expr instructions can be used to modify this register.
- x An "x" before the comma in the address field indicates that this register can be accessed or written to no matter what bank is used.
- C Clearable register or bit(s).
- R Read register or bit(s).
- W Write register or bit(s).