imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





EZ-BLE[™] Creator Module

General Description

The CYBLE-212020-01 is a fully certified and qualified module supporting Bluetooth[®] Low Energy (BLE) 4.2 wireless communication. The CYBLE-212020-01 is a turnkey solution and includes onboard crystal oscillators, trace antenna, passive components, and the Cypress PSoC 4 BLE. Refer to the PSoC 4 BLE datasheet for additional details on the capabilities of the PSoC 4 BLE device used on this module.

The CYBLE-212020-01 supports a number of peripheral functions (ADC, timers, counters, PWM) and serial communication protocols (I^2C , UART, SPI) through its programmable architecture. The CYBLE-212020-01 includes a royalty-free BLE stack compatible with Bluetooth 4.2 and provides up to 23 GPIOs in a 14.52 × 19.20 × 2.00 mm package.

The CYBLE-212020-01 is drop-in compatible with the CYBLE-01211-00 (128KB BT 4.1) and CYBLE-212019-00 (256KB BT 4.1) EZ-BLE Creator $^{\textcircled{B}}$ Modules.

The CYBLE-212020-01 is a complete solution targeted at applications requiring cost-optimized BLE wireless connectivity.

Module Description

- Module size: 14.52 mm ×19.20 mm × 2.00 mm (with shield)
- Castelated solder pad connections for ease-of-use
- 256-KB flash memory, 32-KB SRAM memory
- Up to 23 GPIOs configurable as open drain high/low, pull-up/pull-down, HI-Z analog, HI-Z digital, or strong output
- Bluetooth 4.2 single-mode module QDID: 82977

Declaration ID: D030800

- Certified to FCC, ISED, MIC, KC, and CE regulations
- Industrial temperature range: -40 °C to +85 °C
- 32-bit processor (0.9 DMIPS/MHz) with single-cycle 32-bit multiply, operating at up to 48 MHz
- Watchdog timer with dedicated internal low-speed oscillator (ILO)
- Two-pin SWD for programming

Power Consumption

- TX output power: –18 dbm to +3 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution
- TX current consumption of 15.6 mA (radio only, 0 dbm)

- RX current consumption of 16.4 mA (radio only)
- Low power mode support
- □ Deep Sleep: 1.3 µA with watch crystal oscillator (WCO) on
 □ Hibernate: 150 nA with SRAM retention
 □ Stop: 60 nA with GPIO (P2.2) or XRES wakeup

Functional Capabilities

- Up to 22 capacitive sensors for buttons or sliders with best-in-class signal-to-noise ration (SNR) and liquid tolerance
- 12-bit, 1-Msps SAR ADC with internal reference, sample-and-hold (S/H), and channel sequencer
- Two serial communication blocks (SCBs) supporting I²C (master/slave), SPI (master/slave), or UART
- Four dedicated 16-bit timer, counter, or PWM (TCPWM) blocks
- LCD drive supported on all GPIOs (common or segment)
- Programmable low-voltage detect (LVD) from 1.8 V to 4.5 V
- I²S master interface
- BLE protocol stack supporting generic access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles
- Switches between Central and Peripheral roles on-the-go
- Standard BLE profiles and services for interoperability
- Custom profile and service for specific use cases

Benefits

The CYBLE-212020-01 module is provided as a turnkey solution, including all necessary hardware required to use BLE communication standards.

- Proven hardware design that is ready for use
- Cost-optimized for applications without space constraint
- Reprogrammable architecture
- Fully certified module eliminates the time needed for design, development and certification processes
- Bluetooth SIG qualified with QDID and Declaration ID
- Flexible communication protocol support
- PSoC Creator[™] provides an easy-to-use integrated design environment (IDE) to configure, develop, program, and test a BLE application

198 Champion Court



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview:
 - EZ-BLE Module Portfolio, Module Roadmap PSoC 4 BLE Silicon Datasheet
- Application notes: Cypress offers a number of BLE application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:
 - AN96841 Getting Started with EZ-BLE Module
- □ AN91267 Getting Started with PSoC® 4 BLE □ AN97060 PSoC[®] 4 BLE and PRoC[™] BLE Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
- AN91162 Creating a BLE Custom Profile
- □ AN91184 PSoC 4 BLE Designing BLE Applications
- AN92584 Designing for Low Power and Estimating Battery Life for BLE Applications
- □ AN85951 PSoC[®] 4 and PSoC Analog Coprocessor Cap-Sense[®] Design Guide
- □ AN95089 PSoC[®] 4/PRoC[™] BLE Crystal Oscillator Selection and Tuning Techniques
- AN91445 Antenna Design and RF Layout Guidelines
- Technical Reference Manual (TRM):
- □ PRoC[®] BLE Technical Reference Manual

- Knowledge Base Article
 - KBA212838 Pin Mapping Differences Between the EZ-BLE™ Creator Evaluation Board (CYBLE-212020-EVAL) and the BLE Pioneer Kit (CY8CKIT-042-BLE)
 - □ KBA97095 EZ-BLE™ Module Placement
 - □ KBA210638 RF Regulatory Certifications for EZ-BLE™ Creator Module CYBLE-212020-01
 - KBA213976 FAQ for BLE and Regulatory Certifications with **EZ-BLE** modules
 - KBA210802 Queries on BLE Qualification and Declaration Processes
 - KBA2108122 3D Model Files for EZ-BLE/EZ-BT Modules
- Development Kits:
 - CYBLE-212020-EVAL, CYBLE-212020-01 Evaluation Board CY8CKIT-042-BLE, Bluetooth[®] Low Energy (BLE) Pioneer Kit
 - CY8CKIT-002, PSoC[®] MiniProg3 Program and Debug Kit
- Test and Debug Tools:
- CYSmart, Bluetooth[®] LE Test and Debug Tool (Windows) CYSmart Mobile, Bluetooth[®] LE Test and Debug Tool (Android/iOS Mobile App)

Two Easy-To-Use Design Environments to Get You Started Quickly

PSoC[®] Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmware editing, compiling and debugging of PSoC 3, PSoC 4, PSoC 5LP, PSoC 4 BLE, and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components[™].

PSoC Components are analog and digital "virtual chips," represented by an icon that users can drag-and-drop into a design and configure to suit a broad array of application requirements.

Bluetooth Low Energy Component

The Bluetooth Low Energy Component inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.1 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

EZ-Serial[™] BLE Firmware Platform

The EZ-Serial Firmware Platform provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module's GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE. Refer to the EZ-Serial web page for User Manuals and instructions for getting started as well as detailed reference materials.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module's firmware images on the EZ-Serial web page.

Technical Support

- Frequently Asked Questions (FAQs): Learn more about our BLE ecosystem.
- Forum: See if your question is already answered by fellow developers on the PSoC 4 BLE.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.



Contents

Overview	4
Module Description	4
Pad Connection Interface	6
Recommended Host PCB Layout	7
Digital and Analog Capabilities and Connections	
Power Supply Connections and Recommended Exte	
Components	
Connection Options	
External Component Recommendation	
Critical Components List	
Antenna Design	
Electrical Specifications	
GPIO	
XRES	17
Digital Peripherals	
Serial Communication	22
Memory	. 23
System Resources	
Environmental Specifications	. 29
Environmental Compliance	
RF Certification	
Safety Certification	
Environmental Conditions	
ESD and EMI Protection	. 29

Regulatory Information	30
FCC	
ISED	. 31
European R&TTE Declaration of Conformity	. 31
MIC Japan	. 32
KC Korea	
Packaging	. 33
Ordering Information	
Part Numbering Convention	
Acronyms	
Document Conventions	
Units of Measure	. 36
Document History Page	
Sales, Solutions, and Legal Information	38
Worldwide Sales and Design Support	38
Products	
PSoC® Solutions	38
Cypress Developer Community	
Technical Support	



Overview

Module Description

The CYBLE-212020-01 module is a complete module designed to be soldered to the applications main board.


Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE device) from various vendors to achieve the BLE module functionality. Such selections will still guarantee that all height restrictions of the component area are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in Figure 1. All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item	Specification	
Module dimensions	Length (X)	14.52 ± 0.15 mm
	Width (Y)	19.20 ± 0.15 mm
Antenna location dimensions	Length (X)	11.00 ± 0.15 mm
	Width (Y)	5.00 ± 0.15 mm
PCB thickness	Height (H)	0.80 ± 0.10 mm
Shield height	Height (H)	1.20 ± 0.10 mm
Maximum component height	Height (H)	1.20-mm typical (shield)
Total module thickness (bottom of module to highest component)	Height (H)	2.00-mm typical

See Figure 1 on page 5 for the mechanical reference drawing for CYBLE-212020-01.








Figure 1. Module Mechanical Drawing

Note

1. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see Figure 3, Figure 4, Figure 5, and Figure 6 and Table 3.



Pad Connection Interface

As shown in the bottom view of Figure 1 on page 5, the CYBLE-212020-01 connects to the host board via solder pads on the back side of the module. Table 2 and Figure 2 detail the solder pad length, width, and pitch dimensions of the CYBLE-212020-01 module.

Table 2. Solder Pad Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	31	Solder Pads	1.02 mm	0.71 mm	1.27 mm





Figure 2. Solder Pad Dimensions (Seen from Bottom)

To maximize RF performance, the host layout should follow these recommendations:

- The ideal placement of the Cypress BLE module is in a corner of the host board with the trace antenna located at the far corner. This placement minimizes the additional recommended keep-out area stated in item 2. Refer to AN96841 for module placement best practices.
- 2. To maximize RF performance, the area immediately around the Cypress BLE module trace antenna should contain an additional keep-out area, where no grounding or signal trace are contained. The keep-out area applies to all layers of the host board. The recommended dimensions of the host PCB keep-out area are shown in Figure 3 (dimensions are in mm).

Figure 3. Recommended Host PCB Keep-Out Area Around the CYBLE-212020-01 Antenna




Host PCB Keep-Out Area Around Trace Antenna



Recommended Host PCB Layout


Figure 4, Figure 5, Figure 6, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-212020-01. Dimensions are in millimeters unless otherwise noted. Pad length of 1.27 mm (0.635 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.





Top View (Seen on Host PCB)





Top View (Seen on Host PCB)






Table 3 provides the center location for each solder pad on the CYBLE-212020-01. All dimensions are referenced to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.


Table 3. Module Solder Pad Location


Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.39, 4.88)	(15.35, 192.13)
2	(0.39, 6.15)	(15.35, 242.13)
3	(0.39, 7.42)	(15.35, 292.13)
4	(0.39, 8.69)	(15.35, 342.13)
5	(0.39, 9.96)	(15.35, 392.13)
6	(0.39, 11.23)	(15.35, 442.13)
7	(0.39, 12.50)	(15.35, 492.13)
8	(0.39, 13.77)	(15.35, 542.13)
9	(0.39, 15.04)	(15.35, 592.13)
10	(0.39, 16.31)	(15.35, 642.13)
11	(0.39, 17.58)	(15.35, 692.13)
12	(2.04, 18.82)	(80.31, 740.94)
13	(3.31, 18.82)	(130.31, 740.94)
14	(4.58, 18.82)	(180.31, 740.94)
15	(5.85, 18.82)	(230.31, 740.94)
16	(7.12, 18.82)	(280.31, 740.94)
17	(8.39, 18.82)	(330.31, 740.94)
18	(9.66, 18.82)	(380.31, 740.94)
19	(10.93, 18.82)	(430.31, 740.94)
20	(12.20, 18.82)	(480.31, 740.94)
21	(13.47, 18.82)	(530.31, 740.94)
22	(14.14, 16.31)	(556.69, 642.12)
23	(14.14, 15.04)	(556.69, 592.12)
24	(14.14, 13.77)	(556.69, 542.12)
25	(14.14, 12.50)	(556.69, 492.12)
26	(14.14, 11.23)	(556.69, 442.12)
27	(14.14, 9.96)	(556.69, 392.12)
28	(14.14, 8.69)	(556.69, 342.12)
29	(14.14, 7.42)	(556.69, 292.12)
30	(14.14, 6.15)	(556.69, 242.12)
31	(14.14, 4.88)	(556.69, 192.12)

Figure 6. Solder Pad Reference Location



Top View (Seen on Host PCB)







Digital and Analog Capabilities and Connections

Table 4 details the solder pad connection definitions and available functions for each connection pad. Table 4 lists the solder pads on CYBLE-212020-01, the BLE device port-pin, and denotes whether the function shown is available for each solder pad. Each connection is configurable for a single option shown with a \checkmark .

Table 4	Solder	Pad	Connection	Definitions ^[2]
	ooluei	i au	Connection	Deminiona

Solder Pad Number	Device Port Pin	UART	SPI	l ² C	TCPWM ^[3,4]	CapSense	WCO Out	ECO Out	LCD	SWD	GPIO
1	XRES	External Reset Hardware Connection Input									
2	P4.0 ^[5]	· _ /	(SCB1_MOSI)		<pre>(TCPWM0_P)</pre>	✓(C _{MOD})			\		
3	P3.7	(SCB1_CTS)			(TCPWM)	✓(Sensor)	~		\		
4	P3.6	(SCB1_RTS)			(TCPWM)	 (Sensor) 			~		
5	P3.5	✓(SCB1_TX)		✓(SCB1_SCL)	✓(TCPWM)	 (Sensor) 			\		 Image: A start of the start of
6	P3.4	✓(SCB1_RX)		(SCB1_SDA)	✓(TCPWM)	 (Sensor) 			√		 Image: A start of the start of
7	P3.3	(SCB0_CTS)			(TCPWM)	(Sensor)			√		 Image: A start of the start of
8	P3.2	(SCB0_RTS)			(TCPWM)	✔(Sensor)			 Image: A start of the start of		 Image: A start of the start of
9	P2.6				(TCPWM)	✔(Sensor)			√		 Image: A start of the start of
10	VREF			Refere	nce Voltage Input (Optional)	I				
11	P2.4				(TCPWM)	✔(Sensor)			√		 Image: A start of the start of
12	P2.3				(TCPWM)	✔(Sensor)	√		√		 Image: A start of the start of
13	P2.2		<pre>(SCB0_SS3)</pre>		(TCPWM)	✔(Sensor)			 Image: A start of the start of		 Image: A start of the start of
14	P2.0		✔(SCB0_SS1)		(TCPWM)	✔(Sensor)			1		✓
15	V _{DD}			Digital Pow	ver Supply Input (1	.8 V to 5.5 V)	1				
16	P1.7	(SCB0_CTS)	✓(SCB0_SCLK)		(TCPWM)	(Sensor)			√		 Image: A start of the start of
17	P1.6	✔ (SCB0_RTS)	✔(SCB0_SS0)		(TCPWM)	✔(Sensor)			√		 Image: A start of the start of
18	P1.5	✓(SCB0_TX)	(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	✓(Sensor)			<i>✓</i>		 Image: A start of the start of
19	P1.4	✓(SCB0_RX)	(SCB0_MOSI)	(SCB0_SDA)	✓(TCPWM)	✓(Sensor)			<i>✓</i>		 Image: A start of the start of
20	P1.0				(TCPWM)	(Sensor)			√		 Image: A start of the start of
21	P0.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✔(SCB0_SDA)	(TCPWM)	✔(Sensor)		√	√		 Image: A start of the start of
22	P0.5	✔(SCB0_TX)	✓(SCB0_MISO)	✓(SCB0_SCL)	(TCPWM)	✔(Sensor)			√		 Image: A start of the start of
23	P0.7	(SCB0_CTS)	✔(SCB0_SCLK		(TCPWM)	✔(Sensor)			 Image: A start of the start of	(SWDCLK)	 Image: A start of the start of
24	P0.6	✓(SCB0_RTS)	✔(SCB0_SS0)		✓(TCPWM)	✔(Sensor)			✓	✔(SWDIO)	✓
25	GND ^[6]			1	Ground Connection	on	1	1			
26	GND ^[6]				Ground Connection	on					
27	GND ^[6]				Ground Connection	on					
28	GND ^[6]				Ground Connection	on					
29	V _{DDR}		Radio Power Supply (1.9 V to 5.5 V)								
30	P5.0	✓(SCB1_RX)			<pre>(TCPWM3_P)</pre>				\checkmark		\checkmark
31	P5.1	✓(SCB1_TX)	✓(SCB1_SCLK)	✓(SCB1_SCL)	<pre>(TCPWM3_N)</pre>	 (Sensor) 		\	~		


Notes

2. If the I²S feature is used in the design, the I²S pins shall be dynamically routed to the appropriate available GPIO by PSoC Creator.

3. TCPWM: Timer, Counter, and Pulse Width Modulator. If supported, the pad can be configured to any of these peripheral functions

TCPWM connections on ports 0, 1, 2, and 3 can be routed through the Digital Signal Interconnect (DSI) to any of the TCPWM blocks and can be either positive or negative polarity. TCPWM connections on ports 4 and 5 are direct and can only be used with the specified TCPWM block and polarity specified above. 4.

When using the capacitive sensing functionality, Pad 2 (P4.0) must be connected to a C_{MOD} capacitor (located off of Cypress BLE Module). The value of this capacitor is 2.2 nF and should be placed as close to the module as possible.
 The main board needs to connect all GND connections (Pad 25/26/27/28) on the module to the common ground of the system.





Power Supply Connections and Recommended External Components

Power Connections

The CYBLE-212020-01 contains two power supply connections, VDD and VDDR. The VDD connection supplies power for both digital and analog device operation. The VDDR connection supplies power for the device radio.

VDD accepts a supply range of 1.71 V to 5.5 V. VDDR accepts a supply range of 1.9 V to 5.5 V. These specifications are listed in Table 9. The maximum power supply ripple for both power connections on the module is 100 mV, as shown in Table 7.

The power supply ramp rate of VDD must be equal to or greater than that of VDDR.

Connection Options

Two connection options are available for any application:

- 1. Single supply: Connect VDD and VDDR to the same supply.
- 2. Independent supply: Power VDD and VDDR separately.

External Component Recommendation

In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

Figure 7 details the recommended host schematic options for a single supply scenario. The use of one or two ferrite beads will depend on the specific application and configuration of the CYBLE-212020-01.

Figure 8 details the recommended host schematic for an independent supply scenario.

The recommended ferrite bead value is 330 $\Omega,\,100\,MHz.$ (Murata BLM21PG331SN1D).




Figure 7. Recommended Host Schematic Options for a Single Supply Option







Figure 8. Recommended Host Schematic for an Independent Supply Option

Independent Power Supply Option(Seen from Bottom)

The CYBLE-212020-01 schematic is shown in Figure 9.

CYPRESS







Critical Components List

Table 5 details the critical components used in the CYBLE-212020-01 module.

Table 5. Critical Component List

Component	Reference Designator	Description
Silicon	U1	56-pin QFN PSoC 4 BLE
Crystal	Y1	24.000 MHz, 12PF
Crystal	Y2	32.768 kHz, 12.5PF

Antenna Design

Table 6 details trace antenna used in the CYBLE-212020-01 module. For more information, see Table 8.

Table 6. Trace Antenna Specifications

ltem	Description
Frequency Range	2400–2500 MHz
Peak Gain	0.5 dBi typical
Average Gain	-0.5-dBi typical
Return Loss	10-dB minimum



Electrical Specifications

Table 7 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 7. CYBLE-212020-01 Absolute Maximum Ratings

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{DDD_ABS}	Analog, digital, or radio supply relative to V_{SS} (V_{SSD} = V_{SSA})	-0.5	Ι	6	V	Absolute maximum
V _{CCD_ABS}	Direct digital core voltage input relative to V_{SSD}	-0.5		1.95	V	Absolute maximum
V _{DD_RIPPLE}	Maximum power supply ripple for V_{DD} and V_{DDR} input voltage	-	-	100	mV	3.0-V supply Ripple frequency of 100 kHz to 750 kHz
V _{GPIO_ABS}	GPIO voltage	-0.5	-	VDD +0.5	V	Absolute maximum
I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	Absolute maximum
I _{GPIO_injection}	GPIO injection current: Maximum for $V_{IH} > V_{DD}$ and minimum for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Absolute maximum current injected per pin
LU	Pin current for latch-up	-200		200	mA	_

Table 8 details the RF characteristics for the Cypress BLE module.

Table 8. CYBLE-212020-01 RF Performance Characteristics

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
RF _O	RF output power on ANT	-18	0	3	dBm	Configurable via register settings
RX _S	RF receive sensitivity on ANT	-	-87	_	dBm	Guaranteed by design simulation
F _R	Module frequency range	2400	-	2480	MHz	-
G _P	Peak gain	-	0.5	-	dBi	-
G _{Avg}	Average gain	-	-0.5	-	dBi	-
RL	Return loss	-	-10.5	_	dB	_

Table 9 through Table 48 list the module level electrical characteristics for the CYBLE-212020-01. All specifications are valid for – 40 °C \leq TA \leq 85 °C and TJ \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 9. CYBLE-212020-01 DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{DD1}	Power supply input voltage	1.8	_	5.5	V	With regulator enabled
V _{DD2}	Power supply input voltage unregulated	1.71	1.8	1.89	V	Internally unregulated supply
V _{DDR1}	Radio supply voltage (radio on)	1.9	_	5.5	V	-
V _{DDR2}	Radio supply voltage (radio off)	1.71	_	5.5	V	_
Active Mode,	V _{DD} = 1.71 V to 5.5 V					
I _{DD3}	Execute from flash; CPU at 3 MHz	-	1.7	-	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD4}	Execute from flash; CPU at 3 MHz	-	_	-	mA	T = -40 °C to 85 °C
I _{DD5}	Execute from flash; CPU at 6 MHz	-	2.5	-	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD6}	Execute from flash; CPU at 6 MHz	-	-	-	mA	T = -40 °C to 85 °C
I _{DD7}	Execute from flash; CPU at 12 MHz	-	4	_	mA	T = 25 °C, V _{DD} = 3.3 V



Table 9. CYBLE-212020-01 DC Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
DD8	Execute from flash; CPU at 12 MHz	-	_	_	mA	T = –40 °C to 85 °C
DD9	Execute from flash; CPU at 24 MHz	-	7.1	_	mA	T = 25 °C, V _{DD} = 3.3 V
DD10	Execute from flash; CPU at 24 MHz	-	-	_	mA	T = –40 °C to 85 °C
DD11	Execute from flash; CPU at 48 MHz	-	13.4	_	mA	T = 25 °C, V _{DD} = 3.3 V
DD12	Execute from flash; CPU at 48 MHz	-	-	-	mA	T = –40 °C to 85 °C
Sleep Mode, V	V _{DD} = 1.8 V to 5.5 V		•		•	
DD13	IMO on	_	_	_	mA	T = 25 °C, V _{DD} = 3.3 V, SYSCLK = 3 MHz
Sleep Mode, V	$V_{\rm DD}$ and $V_{\rm DDR}$ = 1.9 V to 5.5 V					
DD14	ECO on	_	-	-	mA	T = 25 °C, V _{DD} = 3.3 V, SYSCLK = 3 MHz
Deep-Sleep N	lode, V _{DD} = 1.8 V to 3.6 V		_		-	
I _{DD15}	WDT with WCO on	_	1.5	-	μA	T = 25 °C, V _{DD} = 3.3 V
I _{DD16}	WDT with WCO on	-	-	-	μA	T = –40 °C to 85 °C
DD17	WDT with WCO on	_	_	_	μA	T = 25 °C, V _{DD} = 5 V
I _{DD18}	WDT with WCO on	-	_	Ι	μA	T = –40 °C to 85 °C
Deep-Sleep N	lode, V _{DD} = 1.71 V to 1.89 V (Regulator Byp	passed)			-	
I _{DD19}	WDT with WCO on	-	-	-		T = 25 °C
I _{DD20}	WDT with WCO on	-	-		μA	T = –40 °C to 85 °C
Hibernate Mo	de, V _{DD} = 1.8 V to 3.6 V		-			
DD27	GPIO and reset active	_	150	_	nA	T = 25 °C, V _{DD} = 3.3 V
I _{DD28}	GPIO and reset active	-	-	1	nA	T = –40 °C to 85 °C
Hibernate Mo	de, V _{DD} = 3.6 V to 5.5 V					
DD29	GPIO and reset active	_	-	-	nA	T = 25 °C, V _{DD} = 5 V
DD30	GPIO and reset active	-	-		nA	T = –40 °C to 85 °C
Stop Mode, V	7 _{DD} = 1.8 V to 3.6 V					
I _{DD33}	Stop-mode current (V _{DD})	_	20	_	nA	T = 25 °C, V _{DD} = 3.3 V
DD34	Stop-mode current (V _{DDR})	-	40		nA	T = 25 °C, V _{DDR} = 3.3 V
I _{DD35}	Stop-mode current (V _{DD})	-	-	-	nA	T = –40 °C to 85 °C
DD36	Stop-mode current (V _{DDR})	_	-	_	nA	T = -40 °C to 85 °C, V _{DDR} = 1.9 V to 3.6 V
Stop Mode, V	_{DD} = 3.6 V to 5.5 V				•	
I _{DD37}	Stop-mode current (V _{DD})	-	_	_	nA	T = 25 °C, V _{DD} = 5 V
DD38	Stop-mode current (V _{DDR})	-	-	-	nA	T = 25 °C, V _{DDR} = 5 V
I _{DD39}	Stop-mode current (V _{DD})	-	-	-	nA	T = –40 °C to 85 °C
I _{DD40}	Stop-mode current (V _{DDR})	-	-	_	nA	T = –40 °C to 85 °C



Table 10. AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{CPU}	CPU frequency	DC	-	48	MHz	$1.71~V \le V_{DD} \le 5.5~V$
T _{SLEEP}	Wakeup from Sleep mode	-	0	_	μs	Guaranteed by characterization
T _{DEEPSLEEP}	Wakeup from Deep-Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization
T _{HIBERNATE}	Wakeup from Hibernate mode	-	-	2	ms	Guaranteed by characterization
T _{STOP}	Wakeup from Stop mode	_	_	2	ms	XRES wakeup

GPIO

Table 11. GPIO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Input voltage HIGH threshold	0.7 × V _{DD}	-	-	V	CMOS input
V _{IH} ^[7]	LVTTL input, V _{DD} < 2.7 V	0.7 × V _{DD}	—	-	V	-
	LVTTL input, V _{DD} >= 2.7 V	2.0	_	-	V	-
	Input voltage LOW threshold	-	—	$0.3 \times V_{DD}$	V	CMOS input
V _{IL}	LVTTL input, V _{DD} < 2.7 V	-	—	0.3× V _{DD}	V	-
	LVTTL input, V _{DD} >= 2.7 V	-	_	0.8	V	-
Varia	Output voltage HIGH level	V _{DD} –0.6	—	-	V	I _{OH} = 4 mA at 3.3-V V _{DD}
V _{OH}	Output voltage HIGH level	V _{DD} –0.5	—	-	V	I _{OH} = 1 mA at 1.8-V V _{DD}
	Output voltage LOW level	-	_	0.6	V	I _{OL} = 8 mA at 3.3-V V _{DD}
V _{OL}	Output voltage LOW level	-	—	0.6	V	I _{OL} = 4 mA at 1.8-V V _{DD}
	Output voltage LOW level	-	_	0.4	V	I _{OL} = 3 mA at 3.3-V V _{DD}
R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	-
R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	-
IIL	Input leakage current (absolute value)	-	_	2	nA	25 °C, V _{DD} = 3.3 V
I _{IL_CTBM}	Input leakage on CTBm input pins	-	_	4	nA	-
C _{IN}	Input capacitance	-	-	7	pF	-
V _{HYSTTL}	Input hysteresis LVTTL	25	40	-	mV	V _{DD} > 2.7 V
V _{HYSCMOS}	Input hysteresis CMOS	$0.05 \times V_{DD}$	_	-	1	-
I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	-	_	100	μA	_
I _{TOT_GPIO}	Maximum total source or sink chip current	-	_	200	mA	-



Table 12. GPIO AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
T _{RISEF}	Rise time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
T _{FALLF}	Fall time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
T _{RISES}	Rise time in Slow-Strong mode	10	-	60	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
T _{FALLS}	Fall time in Slow-Strong mode	10	-	60	ns	3.3-V V _{DDD} , C _{LOAD} = 25 pF
F _{GPIOUT1}	GPIO F _{OUT} ; 3.3 V \leq V _{DD} \leq 5.5 V Fast-Strong mode	-	-	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
F _{GPIOUT2}	GPIO F _{OUT} ; 1.7 V \leq V _{DD} \leq 3.3 V Fast-Strong mode	-	-	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F _{GPIOUT3}	GPIO F _{OUT} ; 3.3 V \leq V _{DD} \leq 5.5 V Slow-Strong mode	-	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F _{GPIOUT4}	GPIO F _{OUT} ; 1.7 V \leq V _{DD} \leq 3.3 V Slow-Strong mode	-	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
F _{GPIOIN}	GPIO input operating frequency 1.71 V \leq V_{DD} \leq 5.5 V	_	-	48	MHz	90/10% V _{IO}

Table 13. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
	Input leakage (absolute value). V _{IH} > V _{DD}	-	_	10	μA	25°C, V _{DD} = 0 V, V _{IH} = 3.0 V
V _{OL}	Output voltage LOW level	_	-	0.4	V	I _{OL} = 20 mA, V _{DD} > 2.9 V

Table 14. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
T _{RISE_OVFS}	Output rise time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
T _{FALL_OVFS}	Output fall time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V _{DD} =3.3 V
T _{RISESS}	Output rise time in Slow-Strong mode	10	-	60	ns	25 pF load, 10%-90%, V _{DD} = 3.3 V
T _{FALLSS}	Output fall time in Slow-Strong mode	10	-	60	ns	25 pF load, 10%-90%, V _{DD} = 3.3 V
F _{GPIOUT1}	GPIO F _{OUT} ; 3.3 V \leq V _{DD} \leq 5.5 V Fast-Strong mode	_	-	24	MHz	90/10%, 25 pF load, 60/40 duty cycle
F _{GPIOUT2}	GPIO $F_{OUT};~1.71~V \leq V_{DD} \leq 3.3~V$ Fast-Strong mode	_	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle

XRES

Table 15. XRES DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{IH}	Input voltage HIGH threshold	0.7 × V _{DDD}	_	-	V	CMOS input
V _{IL}	Input voltage LOW threshold	-	_	$0.3 \times V_{DDD}$	V	CMOS input
R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
C _{IN}	Input capacitance	-	3	-	pF	_
V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	-
I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μA	-



Table 16. XRES AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
T _{RESETWIDTH}	Reset pulse width	1	-	-	μs	_

Temperature Sensor

Table 17. Temperature Sensor Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{SENSACC}	Temperature-sensor accuracy	-5	±1	5	°C	–40 to +85 °C

SAR ADC

Table 18. SAR ADC DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
A_RES	Resolution	-	-	12	bits	
A_CHNIS_S	Number of channels - single-ended	-	-	8		8 full-speed ^[8]
A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O ^[8]
A-MONO	Monotonicity	-	-	-		Yes
A_GAINERR	Gain error	-	-	±0.1	%	With external reference
A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V V _{REF}
A_ISAR	Current consumption	-	-	1	mA	
A_VINS	Input voltage range - single-ended	V _{SS}	-	V _{DDA}	V	
A_VIND	Input voltage range - differential	V _{SS}	-	V _{DDA}	V	
A_INRES	Input resistance	-	-	2.2	kΩ	
A_INCAP	Input capacitance	-	-	10	pF	
VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024 V)

Note

^{8.} A maximum of eight single-ended ADC Channels can be accomplished only if the AMUX Buses are not being used for other functionality (e.g. CapSense). If the AMUX Buses are being used for other functions, then the maximum number of single-ended ADC channels is six. Similarly, if the AMUX Buses are being used for other functionality, then the maximum number of differential ADC channels is three.



Table 19. SAR ADC AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
A_PSRR	Power-supply rejection ratio	70	-	_	dB	Measured at 1-V reference
A_CMRR	Common-mode rejection ratio	66	-	-	dB	
A_SAMP	Sample rate	-	_	1	Msps	
Fsarintref	SAR operating speed without external ref. bypass	-	_	100	ksps	12-bit resolution
A_SNR	Signal-to-noise ratio (SNR)	65	-	-	dB	F _{IN} = 10 kHz
A_BW	Input bandwidth without aliasing	-	-	A_SAMP/2	kHz	
A_INL	Integral nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	-1.7	_	2	LSB	V _{REF} = 1 V to V _{DD}
A_INL	Integral nonlinearity. V _{DDD} = 1.71 V to 3.6 V, 1 Msps	-1.5	-	1.7	LSB	V _{REF} = 1.71 V to V _{DD}
A_INL	Integral nonlinearity. V _{DD} = 1.71 V to 5.5 V, 500 ksps	-1.5	_	1.7	LSB	V _{REF} = 1 V to V _{DD}
A_dnl	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	–1	-	2.2	LSB	V _{REF} = 1 V to V _{DD}
A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 3.6 V, 1 Msps	-1	-	2	LSB	V _{REF} = 1.71 V to V _{DD}
A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 500 ksps	–1	-	2.2	LSB	V _{REF} = 1 V to V _{DD}
A_THD	Total harmonic distortion	_	_	-65	dB	F _{IN} = 10 kHz

CSD

CSD Block Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{CSD}	Voltage range of operation	1.71	-	5.5	V	
IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	
IDAC1	INL for 8-bit resolution	-3	_	3	LSB	
IDAC2	DNL for 7-bit resolution	-1	-	1	LSB	
IDAC2	INL for 7-bit resolution	-3	-	3	LSB	
SNR	Ratio of counts of finger to noise	5	-	_	Ratio	Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan
I _{DAC1_CRT1}	Output current of IDAC1 (8 bits) in High range	-	612	_	μA	
I _{DAC1_CRT2}	Output current of IDAC1 (8 bits) in Low range	-	306	_	μA	
I _{DAC2_CRT1}	Output current of IDAC2 (7 bits) in High range	-	305	-	μA	
I _{DAC2_CRT2}	Output current of IDAC2 (7 bits) in Low range	-	153	-	μA	



Digital Peripherals

Timer

Table 20. Timer DC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
I _{TIM1}	Block current consumption at 3 MHz	-	-	42	μA	16-bit timer
I _{TIM2}	Block current consumption at 12 MHz	-	-	130	μA	16-bit timer
I _{TIM3}	Block current consumption at 48 MHz	-	-	535	μA	16-bit timer

Table 21. Timer AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{TIMFREQ}	Operating frequency	F _{CLK}	_	48	MHz	
T _{CAPWINT}	Capture pulse width (internal)	2 × T _{CLK}	_	-	ns	
T _{CAPWEXT}	Capture pulse width (external)	2 × T _{CLK}	_	-	ns	
T _{TIMRES}	Timer resolution	T _{CLK}	-	-	ns	
T _{TENWIDINT}	Enable pulse width (internal)	2 × T _{CLK}	-	-	ns	
T _{TENWIDEXT}	Enable pulse width (external)	2 × T _{CLK}	_	-	ns	
T _{TIMRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	_	-	ns	
T _{TIMRESEXT}	Reset pulse width (external)	2 × T _{CLK}	-	-	ns	



Counter

Table 22. Counter DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I _{CTR1}	Block current consumption at 3 MHz	-	-	42	μA	16-bit counter
I _{CTR2}	Block current consumption at 12 MHz	-	-	130	μA	16-bit counter
I _{CTR3}	Block current consumption at 48 MHz	-	-	535	μA	16-bit counter

Table 23. Counter AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{CTRFREQ}	Operating frequency	F _{CLK}	-	48	MHz	
T _{CTRPWINT}	Capture pulse width (internal)	2 × T _{CLK}	_	_	ns	
T _{CTRPWEXT}	Capture pulse width (external)	2 × T _{CLK}	_	_	ns	
T _{CTRES}	Counter Resolution	T _{CLK}	_	_	ns	
T _{CENWIDINT}	Enable pulse width (internal)	2 × T _{CLK}	_	_	ns	
T _{CENWIDEXT}	Enable pulse width (external)	2 × T _{CLK}	_	_	ns	
TCTRRESWINT	Reset pulse width (internal)	2 × T _{CLK}	_	_	ns	
T _{CTRRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	_	-	ns	

Pulse Width Modulation (PWM)

Table 24. PWM DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I _{PWM1}	Block current consumption at 3 MHz	-	_	42	μA	16-bit PWM
I _{PWM2}	Block current consumption at 12 MHz	_	-	130	μA	16-bit PWM
I _{PWM3}	Block current consumption at 48 MHz	_	_	535	μA	16-bit PWM

Table 25. PWM AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{PWMFREQ}	Operating frequency	F _{CLK}	-	48	MHz	
T _{PWMPWINT}	Pulse width (internal)	2 × T _{CLK}	-	-	ns	
T _{PWMEXT}	Pulse width (external)	2 × T _{CLK}	-	-	ns	
T _{PWMKILLINT}	Kill pulse width (internal)	2 × T _{CLK}	-	-	ns	
T _{PWMKILLEXT}	Kill pulse width (external)	2 × T _{CLK}	-	-	ns	
T _{PWMEINT}	Enable pulse width (internal)	2 × T _{CLK}	-	-	ns	
T _{PWMENEXT}	Enable pulse width (external)	2 × T _{CLK}	-	-	ns	
T _{PWMRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	-	-	ns	
T _{PWMRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	_	_	ns	



LCD Direct Drive

Table 26. LCD Direct Drive DC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
ILCDLOW	Operating current in low-power mode	-	17.5	-	μA	16 × 4 small segment display at 50 Hz
C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	
LCD _{OFFSET}	Long-term segment offset	_	20	-	mV	
I _{LCDOP1}	LCD system operating current V _{BIAS} = 5 V	_	2	-	mA	32 × 4 segments. 50 Hz at 25 °C
I _{LCDOP2}	LCD system operating current V _{BIAS} = 3.3 V	_	2	_	mA	32 × 4 segments 50 Hz at 25 °C

Table 27. LCD Direct Drive AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{LCD}	LCD frame rate	10	50	150	Hz	

Serial Communication

Table 28. Fixed I²C DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I _{I2C1}	Block current consumption at 100 kHz	_	-	50	μΑ	_
I _{I2C2}	Block current consumption at 400 kHz	_	-	155	μA	_
I _{I2C3}	Block current consumption at 1 Mbps	-	-	390	μA	_
I _{I2C4}	I ² C enabled in Deep-Sleep mode	_	-	1.4	μA	_

Table 29. Fixed I²C AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
F _{I2C1}	Bit rate	_	-	400	kHz	

Table 30. Fixed UART DC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
I _{UART1}	Block current consumption at 100 kbps	-	-	55	μA	_
I _{UART2}	Block current consumption at 1000 kbps	-	-	312	μA	_

Table 31. Fixed UART AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{UART}	Bit rate	_	-	1	Mbps	-

Table 32. Fixed SPI DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I _{SPI1}	Block current consumption at 1 Mbps	_	-	360	μA	_
I _{SPI2}	Block current consumption at 4 Mbps	-	-	560	μA	-
I _{SPI3}	Block current consumption at 8 Mbps	-	-	600	μA	_

Table 33. Fixed SPI AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{SPI}	SPI operating frequency (master; 6x over sampling)	-	-	8	MHz	-



Table 34. Fixed SPI Master Mode AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{DMO}	MOSI valid after SCLK driving edge	-	-	18	ns	_
T _{DSI}	MISO valid before SCLK capturing edge Full clock, late MISO sampling used	20	_	_	ns	Full clock, late MISO sampling
T _{HMO}	Previous MOSI data hold time	0	-	-	ns	Referred to Slave capturing edge

Table 35. Fixed SPI Slave Mode AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{DMI}	MOSI valid before SCLK capturing edge	40	-	-	ns	
T _{DSO}	MISO valid after SCLK driving edge	-	-	42+3× T _{CPU}	ns	
T _{DSO_ext}	MISO Valid after SCLK driving edge in external clock mode. V _{DD} < 3.0 V	-	-	50	ns	
T _{HSO}	Previous MISO data hold time	0	-	-	ns	
T _{SSELSCK}	SSEL valid to first SCK valid edge	100	_	-	ns	

Memory

Table 36. Flash DC Specifications


Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
V _{PE}	Erase and program voltage	1.71	-	5.5	V	_
T _{WS48}	Number of Wait states at 32–48 MHz	2	-	-		CPU execution from flash
T _{WS32}	Number of Wait states at 16–32 MHz	1	-	-		CPU execution from flash
T _{WS16}	Number of Wait states for 0–16 MHz	0	-	I		CPU execution from flash

Table 37. Flash AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 256 bytes
I TO WEIVIOL	Row erase time	-	-	13	ms	-
	Row program time after erase	_	-	7	ms	-
T _{BULKERASE} ^[9]	Bulk erase time (256 KB)	_	-	35	ms	-
T _{DEVPROG} ^[9]	Total device program time	-	-	25	seconds	-
F _{END}	Flash endurance	100 K	-	-	cycles	-
F _{RET}	Flash retention. $T_A \le 55 \text{ °C}$, 100 K P/E cycles	20	-	-	years	-
F _{RET2}	Flash retention. $T_A \le 85 \text{ °C}$, 10 K P/E cycles	10	-	-	years	-

Note

It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.





System Resources

Power-on-Reset (POR)

Table 38. POR DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{RISEIPOR}	Rising trip voltage	0.80	-	1.45	V	_
V _{FALLIPOR}	Falling trip voltage	0.75	-	1.40	V	-
VIPORHYST	Hysteresis	15	-	200	mV	_

Table 39. POR AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Precision power-on reset (PPOR) response time in Active and Sleep modes	_	_	1	μs	_

Table 40. Brown-Out Detect

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
V _{FALLPPOR}	BOD trip voltage in Active and Sleep modes	1.64	-	-	V	-
V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	1	_	V	_

Table 41. Hibernate Reset

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{HBRTRIP}	BOD trip voltage in Hibernate	1.1	-	-	V	—

Voltage Monitors (LVD)

Table 42. Voltage Monitor DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	_
V _{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	_
V _{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	-
V _{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	-
V _{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	-
V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	-
V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	_
V _{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	-
V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	-
V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	-
V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	_
V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	_
V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	-
V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	-
V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	-
LVI_IDD	Block current	-	_	100	μA	_

Table 43. Voltage Monitor AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{MONTRIP}	Voltage monitor trip time	1	_	1	μs	_



SWD Interface

Table 44. SWD Interface Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F_SWDCLK1	$3.3~V \le V_{DD} \le 5.5~V$	-	_	14	MHz	SWDCLK \leq 1/3 CPU clock frequency
F_SWDCLK2	$1.71~V \leq V_{DD} \leq 3.3~V$	-	_	7	MHz	SWDCLK \leq 1/3 CPU clock frequency
T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	_	ns	_
T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	_	ns	_
T_SWDO_VALID	T = 1/f SWDCLK	-	_	0.5 × T	ns	_
T_SWDO_HOLD	T = 1/f SWDCLK	1	1	1	ns	_

Internal Main Oscillator

Table 45. IMO DC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
I _{IMO1}	IMO operating current at 48 MHz	_	-	1000	μA	-
I _{IMO2}	IMO operating current at 24 MHz	_	-	325	μA	-
I _{IMO3}	IMO operating current at 12 MHz	_	-	225	μA	-
I _{IMO4}	IMO operating current at 6 MHz	_	-	180	μA	-
I _{IMO5}	IMO operating current at 3 MHz	-	-	150	μA	_

Table 46. IMO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{IMOTOL3}	Frequency variation from 3 to 48 MHz	-	-	±2	%	With API-called calibration
F _{IMOTOL3}	IMO startup time	-	12	-	μs	_

Internal Low-Speed Oscillator

Table 47. ILO DC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
I _{ILO2}	ILO operating current at 32 kHz	_	0.3	1.05	μA	-

Table 48. ILO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{STARTILO1}	ILO startup time	-	-	2	ms	-
F _{ILOTRIM1}	32-kHz trimmed frequency	15	32	50	kHz	-

Table 49. Recommended ECO Trim Value

Parameter	Description	Value	Details/Conditions
ECO _{TRIM}	24-MHz trim value (firmware configuration)	0x0000BCBC	Recommended trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG