imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CYP15G0101DXB CYV15G0101DXB

Single-channel HOTLink II[™] Transceiver

Features

- Second-generation HOTLink[®] technology
- Compliant to multiple standards
 - ESCON[®], DVB-ASI, fibre channel and gigabit ethernet (IEEE802.3z)
 - □ CPRI[™] compliant
 - CYV15G0101DXB compliant to SMPTE 259M and SMPTE 292M
 - BB/10B encoded or 10-bit unencoded data
- Single-channel transceiver operates from 195 to 1500 MBaud serial data rate
- Selectable parity check/generate
- Selectable input clocking options
- Selectable output clocking options
- MultiFrame[™] Receive Framer
- Bit and byte alignment
- Comma or full K28.5 detect
- □ Single- or multi-byte framer for byte alignment
- Low-latency option
- Synchronous LVTTL parallel input and parallel output interface
- Internal phase-locked loops (PLLs) with no external PLL components
- Dual differential PECL-compatible serial inputs
 Internal DC-restoration
- Dual differential PECL-compatible serial outputs
 Source matched for driving 50 Ω transmission lines
 No external bias resistors required
- Signaling-rate controlled edge-rates
- Optional elasticity buffer in receive path
- Optional phase align buffer in transmit path

- Compatible with
 - □ Fiber-optic modules
- Copper cables
- Circuit board traces
- JTAG boundary scan
- Built-in self-test (BIST) for at-speed link testing
- Per-channel link quality indicator
 Analog signal detect
 Digital signal detect
- Low power 1.25 W at 3.3 V typical
- Single 3.3 V supply
- 100-ball BGA
- Pb-free package option available
- 0.25 µ BiCMOS technology

Functional Description

The CYP15G0101DXB^[1] single-channel HOTLink II[™] transceiver is a point-to-point communications building block allowing the transfer of data over a high-speed serial link (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195 to 1500 MBaud.

The transmit channel accepts parallel characters in an input register, encodes each character for transport, and converts it to serial data. The receive channel accepts serial data and converts it to parallel data, frames the data to character boundaries, decodes the framed characters into data and special characters, and presents these characters to an output register. Figure 1 illustrates typical connections between independent host systems and corresponding CYP(V)15G0101DXB parts. As a second-generation HOTLink device, the CYP(V)15G0101DXB extends the HOTLink II family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data, command, and BIST) with other HOTLink devices.




Figure 1. HOTLink II System Connections

Note

1. CYV15G0101DXB refers to SMPTE 259M and SMPTE 292M compliant devices. CYP15G0101DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements. CYP(V)15G0101DXB refers both devices.

Cypress Semiconductor Corporation Document Number: 38-02031 Rev. *N 198 Champion Court

•

San Jose, CA 95134-1709 • 408-943-2600



The CYV15G0101DXB satisfies the SMPTE 259M and SMPTE 292M compliance as per the EG34-1999 pathological test requirements. The transmit (TX) section of the CYP(V)15G0101DXB single-channel HOTLink II consists of a byte-wide channel. The channel can accept either eight-bit data characters or pre-encoded 10-bit transmission characters. Data characters are passed from the transmit input register to an embedded 8B/10B encoder to improve their serial transmission characteristics. These encoded characters are then serialized and output from dual positive ECL (PECL)-compatible differential transmission-line drivers at a bit-rate of either 10 or 20 times the input reference clock.

The receive (RX) section of the CYP(V)15G0101DXB single-channel HOTLink II consists of a byte-wide channel. The channel accepts a serial bit-stream from one of two PECL-compatible differential line receivers and, using a completely integrated PLL clock synchronizer, recovers the timing information necessary for data reconstruction. The recovered bit-stream is deserialized and framed into characters, 8B/10B decoded, and checked for transmission errors. Recovered decoded characters are then written to an internal elasticity buffer, and presented to the destination host system. The integrated 8B/10B encoder/decoder may be bypassed for systems that present externally encoded or scrambled data at the parallel interface.

The parallel I/O interface may be configured for numerous forms of clocking to provide the highest flexibility in system architecture. In addition to clocking the transmit path interfaces from one or multiple sources, the receive interface may be configured to present data relative to a recovered clock or to a local reference clock.


The transmit and the receive channels contain BIST pattern generators and checkers, respectively. This BIST hardware allows at-speed testing of the high-speed serial data paths in both transmit and receive sections, as well as across the interconnecting links.

HOTLink II devices are ideal for a variety of applications where parallel interfaces can be replaced with high-speed, point-to-point serial links. Some applications include interconnecting backplanes on switches, routers, base-stations, servers and video transmission systems.

The CYV15G0101DXB is verified by testing to be compliant to all the pathological test patterns documented in SMPTE EG34-1999, for both the SMPTE 259M and 292M signaling rates. The tests ensure that the receiver recovers data with no errors for the following patterns:

- 1. Repetitions of 20 ones and 20 zeros.
- 2. Single burst of 44 ones or 44 zeros.
- 3. Repetitions of 19 ones followed by 1 zero or 19 zeros followed by 1 one.


Transceiver Logic Block Diagram





Logic Block Diagram







Contents

Pin Configuration	
Pin Descriptions	6
CYP(V)15G0101DXB HOTLink II Operation	12
CYP(V)15G0101DXB Transmit Data Path	12
Transmit Modes	13
Transmit BIST	15
Serial Output Drivers	16
Transmit PLL Clock Multiplier	16
CYP(V)15G0101DXB Receive Data Path	16
Serial Line Receivers	
Signal Detect/Link Fault	17
Clock/Data Recovery	18
Deserializer/Framer	18
10B/8B Decoder Block	19
Receive BIST Operation	19
Receive Elasticity Buffer	20
Receive Modes	20
Power Control	20
Output Bus	21
Parity Generation	22
JTAG Support	23
Maximum Ratings	
Power-up Requirements	25

DC Electrical Characteristics	25
AC Test Loads and Waveforms	26
CYP(V)15G0101DXB AC Characteristics	27
Switching Waveforms for the HOTLink II Transmitter.	
X3.230 Codes and Notation Conventions	
Notation Conventions	33
8B/10B Transmission Code	
Transmission Order	
Valid and Invalid Transmission Characters	
Use of the Tables for Generating Transmission	
Characters	34
Use of the Tables for Checking the Validity of	
Received Transmission Characters	34
Ordering Information	40
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Document History Page	42
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



Pin Configuration

	Top View									
	1	2	3	4	5	6	7	8	9	10
Α	V _{CC}	IN2+	V _{CC}	OUT2-	RXMODE	TXMODE[1]	IN1+	V _{CC}	OUT1-	V _{CC}
в	V _{CC}	IN2-	TDO	OUT2+	TXRATE	TXMODE[0]	IN1–	#NC ^[2]	OUT1+	V _{CC}
С	RFEN	LPEN	RXLE	RXCLKC+	RXRATE	SDASEL	SPDSEL	PARCTL	RFMODE	INSEL
D	BOE[0]	BOE[1]	FRAMCHAR	GND	GND	GND	GND	TMS	TRSTZ	TDI
Е	BISTLE	DECMODE	OELE	GND	GND	GND	GND	TCLK	RXCKSEL	TXCKSEL
F	RXST[2]	RXST[1]	RXST[0]	GND	GND	GND	GND	TXPER	REFCLK-	REFCLK+
G	RXOP	RXD[1]	RXD[5]	GND	GND	GND	GND	TXOP	TXCLKO+	TXCLKO-
н	RXD[0]	RXD[2]	RXD[6]	LFI	TXCT[1]	TXD[6]	TXD[3]	TXCLK	TXRST	#NC ^[2]
J	V _{CC}	RXD[3]	RXD[7]	RXCLK-	TXCT[0]	TXD[5]	TXD[2]	TXD[0]	#NC ^[2]	V _{CC}
к	V _{CC}	RXD[4]	V _{CC}	RXCLK+	TXD[7]	TXD[4]	TXD[1]	V _{CC}	SCSEL	V _{CC}
				E	Bottom Vie	w				
10	9	8	7	6	5	4	3	2	1	
V _{CC}	OUT1-	V _{CC}	IN1+	TXMODE[1]	RXMODE	OUT2-	V _{CC}	IN2+	V _{CC}	A
V _{CC}	OUT1+	#NC ^[2]	IN1–	TXMODE[0]	TXRATE	OUT2+	TDO	IN2-	V _{CC}	в
INSEL	RFMODE	PARCTL	SPDSEL	SDASEL	RXRATE	RXCLKC+	RXLE	LPEN	RFEN	с
TDI	TRSTZ	TMS	GND	GND	GND	GND	FRAMCHAR	BOE[1]	BOE[0]	D
TXCKSEL	RXCKSEL	TCLK	GND	GND	GND	GND	OELE	DECMODE	BISTLE	Е
REFCLK+	REFCLK-	TXPER	GND	GND	GND	GND	RXST[0]	RXST[1]	RXST[2]	F
TXCLKO-	TXCLKO+	TXOP	GND	GND	GND	GND	RXD[5]	RXD[1]	RXOP	G
#NC ^[2]	TXRST	TXCLK	TXD[3]	TXD[6]	TXCT[1]	LFI	RXD[6]	RXD[2]	RXD[0]	н
V _{CC}	#NC ^[2]	TXD[0]	TXD[2]	TXD[5]	TXCT[0]	RXCLK-	RXD[7]	RXD[3]	V _{CC}	J
V _{CC}	SCSEL	V _{CC}	TXD[1]	TXD[4]	TXD[7]	RXCLK+	V _{CC}	RXD[4]	V _{CC}	к

Note

2. #NC = Do Not Connect.



CYP(V)15G0101DXB single-channel HOTLink II

Pin Name	I/O Characteristics	Signal Description
Transmit Path	n Data Signals	
TXPER	LVTTL output, changes relative to REFCLK ^{1[3]}	Transmit path parity error . Active HIGH. Asserted (HIGH) if parity checking is enabled (PARCTL \neq LOW) and a parity error is detected at the encoder. This output is HIGH for one transmit character-clock period to indicate detection of a parity error in the character presented to the encoder.
		If a parity error is detected, the character in error is replaced with a C0.7 character to force a corresponding bad-character detection at the remote end of the link. This replacement takes place regardless of the encoded/un-encoded state of the interface.
		When BIST is enabled for the specific transmit channel, BIST progress is presented on this output. Once every 511 character times (plus a 16-character Word Sync Sequence when the receive channel is clocked by REFCLK, i.e., RXCKSEL = LOW), the TXPER signal pulses HIGH for one transmit-character clock period (if RXCKSEL = MID) or seventeen transmit-character clock periods (if RXCKSEL = LOW or HIGH) to indicate a complete pass through the BIST sequence. For RXCKSEL = LOW or HIGH, If TXMODE[1:0] = LL, then no Word Sync Sequence is sent in BIST, and TXPER pulses HIGH for one transmit-character clock period.
		This output also provides an indication of a phase-align buffer underflow/overflow condition. When the phase-align buffer is enabled (TXCKSEL \neq LOW, or TXCKSEL = LOW and TXRATE = HIGH), and an underflow/overflow condition is detected, TXPER is asserted and remains asserted until either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to recenter the phase-align buffer.
TXCT[1:0]	LVTTL input, synchronous, sampled by TXCLK↑ or REFCLK↑ ^[3]	Transmit control . These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL, and are passed to the encoder or transmit shifter. They identify how the TXD[7:0] characters are interpreted. When the encoder is enabled, these inputs determine if the TXD[7:0] character is encoded as data, a special character code, a K28.5 fill character or a Word Sync Sequence. When the encoder is bypassed, these inputs are interpreted as data bits. See Table 1 for details.
TXD[7:0]	LVTTL input, synchronous,	Transmit data inputs . These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL, and passed to the encoder or transmit shifter.
	sampled by TXCLK↑ or REFCLK↑ ^[3]	When the encoder is enabled (TXMODE[1] \neq LOW), TXD[7:0] specify the specific data or command character to be sent. When the encoder is bypassed, these inputs are interpreted as data bits of the 10-bit input character. See Table 1 for details.
ТХОР	LVTTL input, synchronous, internal pull-up, sampled by TXCLK↑ or REFCLK↑ ^[3]	Transmit path odd parity . When parity checking is enabled (PARCTL \neq LOW), the parity captured at this input is XORed with the data on the TXD bus (and sometimes TXCT[1:0]) to verify the integrity of the captured character. See Table 2 for details.
SCSEL	LVTTL input, synchronous, internal pull-down, sampled by TXCLK↑ or REFCLK↑ ^[3]	Special character select . Used in some transmit modes along with TXCTx[1:0] to encode special characters or to initiate a Word Sync Sequence. When the transmit path is configured to select TXCLK to clock the input register (TXCKSEL = MID or HIGH), SCSEL is captured relative to TXCLK [↑] .

Note
3. When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.



CYP(V)15G0101DXB single-channel HOTLink II (continued)

Pin Name	I/O Characteristics	Signal Description
TXRST	LVTTL input, asynchronous, internal pull-up, sampled by REFCLK ^[4]	Transmit clock phase reset . Active LOW. When sampled LOW, the transmit phase-align buffer is allowed to adjust its data-transfer timing (relative to the selected input clock) to allow clean transfer of data from the input register to the encoder or transmit shifter. When TXRST is sampled HIGH, the internal phase relationship between the TXCLK and the internal character-rate clock is fixed and the device operates normally.
		When configured for half-rate REFCLK sampling of the transmit character stream (TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear phase-align buffer faults caused by highly asymmetric reference clock periods or reference clocks with excessive cycle-to-cycle jitter. During this alignment period, one or more characters may be added to or lost from all the associated transmit paths as the transmit phase-align buffers are adjusted. TXRST must be sampled LOW by a minimum of two consecutive rising edges of REFCLK to ensure the reset operation is initiated correctly on all channels. This input is ignored when both TXCKSEL and TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations, TXRST should be asserted during device initialization to ensure proper operation of the phase-align buffer. TXRST should be asserted after the assertion and deassertion of TRSTZ, after the presence of a valid TXCLK and after allowing enough time for the TXPLL to lock to the reference clock (as specified by parameter t_{TXLOCK}).
Transmit Path	Clock and Clock Co	ontrol
TXCKSEL	3-level select static control input ^[5]	Transmit clock select . Selects the clock source used to write data into the transmit input register of the transmit channel. When LOW, the input register is clocked by REFCLK ¹ . ^[4] When HIGH or MID, TXCLK ¹ is the input register clock for TXD[7:0] and TXCT[1:0].
		When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of operation.
TXCLKO±	LVTTL output	Transmit clock output . This true and complement output clock is synthesized by the transmit PLL and is synchronous to the internal transmit character clock. It has the same frequency as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK.
TXRATE	LVTTL input, static control input, internal pull-down	Transmit PLL clock rate select . When TXRATE = HIGH, the transmit PLL multiplies REFCLK by 20 to generate the serial bit-rate clock.
		When TXRATE = LOW, the transmit PLL multiplies REFCLK by 10 to generate the serial bit-rate clock. See Table 9 for a list of operating serial rates.
		When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the TXRATE input also determines if the clocks on the RXCLK \pm and RXCLKC+ outputs are full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLK \pm and RXCLKC+ output clocks are also half-rate clocks and follow the frequency and duty cycle of the REFCLK input. When TXRATE = LOW (REFCLK is full-rate), the RXCLK \pm and RXCLKC+ output clocks are also full-rate clocks and follow the frequency and duty cycle of the REFCLK input.
		When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of operation.
TXCLK	LVTTL clock input, internal pull-down	Transmit path input clock . This clock must be frequency-coherent to TXCLKO±, but may be offset in phase. The inter <u>nal ope</u> rating phase of the input <u>clock (relative to REFLCK or TXCLKO+)</u> is adjusted when TXRST = LOW and locked when TXRST = HIGH.
Transmit Path	Mode Control	
TXMODE[1:0]	3-level select ^[5] static control inputs	Transmit operating mode . These inputs are interpreted to select one of nine operating modes of the transmit path. See Table 3 for a list of operating modes.

4. When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.

3-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). When not connected or allowed to float, a 3-level select input will self-bias to the MID level. 5.



CYP(V)15G0101DXB single-channel HOTLink II (continued)

Synchronous to the RXCLK ⁵ putlel When RXCLK ⁵ putlel When RXCKSEL = LOW Interface clock. RXST[2:0] When the decoder is enabled (DECMODE = HIGH or MID), these outputs represented by the values of RXST[2:0]. RXST[2:0] When the decoder is bypassed (DECMODE = LOW), RXD[7:0] become the higher order bit of the 10-bit received character. See Table 13 for details. RXST[2:0] LVTTL output, synchronous to the RXCKSEL = LOW Parallel status output. These outputs change following the rising edge of the selecter ceive interface clock. RXCKS CEL = LOW Parallel status output. These outputs change following the rising edge of the selecter comma character in the output register. RXOP 3-state, LVTTL output, synchronous to the RXCKSEL = LOW RXOP 3-state, LVTTL output, synchronous to the RXCLK ² output (or REFCLK ¹ input ¹⁰) RXCLK ² 3-state, LVTTL output, synchronous to the RXCLK ² output (or REFCLK ¹ input ¹⁰) RXCLK ² 3-state, LVTTL output clock RXCLK ² 3-state, LVTT	Pin Name	I/O Characteristics	Signal Description
Synchronous to the RXCLK ⁵ output for REFCLK ¹ input ¹⁶ when RXCKSEL = LOW interface clock. RXST[2:0] LVTTL output synchronous to the RXCKSEL = LOW interface clock. RXST[2:0] LVTTL output synchronous to the RXCKSEL = LOW Parallel status output. These outputs change following the rising edge of the selecter receive data or a special character. See Table 13 or details. RXST[2:0] LVTTL output (or REFCLK ¹ input ¹⁶) when RXCKSEL = LOW Parallel status output. These outputs change following the rising edge of the selecter receive interface clock. RXOP 3-state, LVTTL output, synchronous to the RXCKSEL = LOW Parallel status output register. RXOP 3-state, LVTTL output, synchronous to the RXCLK ² output for REFCLK ¹ input ¹⁶ Receive path odd parity. When parity generation is enabled (PARCTL = LOW), the parit output is valid for the data on the RXD bus bits. RXOP 3-state, LVTTL output, synchronous to the RXCLK ² output for REFCLK ¹ input ¹⁶ Receive path odd parity. When parity generation is enabled (PARCTL = LOW), this output driver is disabled (high Z) RXCLK ² RXCLK ⁴ 3-state, LVTTL output, synchronous to the RXCLK ⁵ output clock Receive path odd parity. When parity generation is disabled (PARCTL = LOW), this output driver is disabled (high Z) RXCLK ⁴ 3-state, LVTTL output clock The recovered clock output. When configured such that the output data path is clocked whinh are used to control iming of output data (RX0T/70	Receive Path	Data Signals	
REFCLK1 input[6] When mexicity and the received data is represented by the values of RXST[2:0]. When the decoder is bypassed (DECMODE = LOW), RXD[7:0] become the higher order bit of the 10-bit received character. See Table 13 for details. RXST[2:0] LVTTL output, synchronous to the RECLK1 putput of the 10-bit received character. See Table 13 for details. RXST[2:0] Parallel status output. These outputs change following the rising edge of the selecter cereve interface clock. RXCKSEL = LOW) Parallel status output. These outputs change following the rising edge of the selecter cereve dinaracter. The status output for details. RXCKSEL = LOW) Parallel status output. These outputs change following the rising edge of the selecter cereved diaracter. The status details is the received diaracter. See Table 13 for details. RXCP 3-state. When the decoder is enabled (DECMODE = HIGH or MID), RXST[2:0] provide status of the received diaracter. RXD by bits. RXOP 3-state. UVTTL output, synchronous to the RXCLK1 by the data on the RXD by bits. When parity generation is disabled (PARCTL = LOW), this output driver is disabled (high Z) the receivered character rate (1/10) th the serial bit rate) or the data (RXD[7:0], RXST[2:0] an RXCKSEL = LOW) RECELK1 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bi	RXD[7:0]	synchronous to the	Parallel data output . These outputs change following the rising edge of the selected receive interface clock.
When the decoder is bypassed (DECMODE = LOW), RXD[7:0] become the higher order bit of the 10-bit received character. See Table 13 for details. RXST[2:0] LVTTL output, synchronous to the mem Parallel status output. These outputs change following the rising edge of the selected receive interface clock. RXCLK1 output (or REFCLK1 input[6] when RXCKSEL = LOW) Parallel status output. These outputs change following the rising edge of the selected receive interface clock. RXOP 3-state, LVTTL output, synchronous to the RXCLK1 output (or REFCLK1 input[6]) when RXCKSEL = LOW) Receive path odd parity. When parity generation is enabled (PARCTL ≠ LOW), the parit output is valid for the data on the RXD bus bits. RXOP 3-state, LVTTL output, synchronous to the RXCLK1 output (or REFCLK1 input[6]) Receive path odd parity. When parity generation is enabled (PARCTL ≠ LOW), the parit output is valid for the data on the RXD bus bits. RXCLK4: 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = LOW). RXCLK4: 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by RXCLK4: 3-state, LVTTL output clock Receive character rate (r/r10 th the serie bit-rate) or character rate (r1/r10 th the serie clock (RXCKSEL = LOW), the RXCLK5L = and CMD elayed there clock are the receive clock (RXCKSEL = LOW), the RXCLK4 by REFCLK (Instead of recovered clock (RXCKSEL = LOW), the RXCLK4 by Delayed form of REFCLK. This phasa		REFCLK1 input ^[6] when	When the decoder is enabled (DECMODE = HIGH or MID), these outputs represent either received data or a special character. The status of the received data is represented by the values of RXST[2:0].
synchronous to the RXCLK ¹ output (or REFCLK ¹ input ¹⁶) when RXCKSEL = LOW) receive interface clock. RXOP 3-state, LVTTL output, synchronous to the RXCLKS output (or REFCLK ¹ input ¹⁶) when RXCKSEL = LOW) When the decoder is snabled (DECMODE = HIGH or MID), RXST[2:0] provide status of the received signal. See Table 16 for a list of receive character status. RXOP 3-state, LVTTL output, synchronous to the RXCLKS output (or REFCLK ¹ input ¹⁶) when RXCKSEL = LOW) Receive path odd parity. When parity generation is enabled (PARCTL = LOW), this output driver is disabled (high Z) REFCLK ¹ input ¹⁶) when RXCKSEL = LOW) Receive Path Clock and Clock Control Receive character clock output. When configured such that the output data path is clocked wither accode swinch are used to control liming of output data (RXD[7:0], RXST[7:0] and RXCPD. This clock is output continuously at either the dual-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATE. RXCLKC+ 3-state, LVTTL output clock (RXCKSEL = LOW), the RXCLK2 are buffered forms of REFCLK that are slightly different in phase, but follow the frequency and duty cycle of REFCLK. This phase, difference allows the user to select the optimal set-up/hold timing for their specific interface of output data to a host system. This output is only enabled when the receive parallel interface of output data to a host system. This output is only enabled when the receive channel should be latched on either the rising edg of RXCLK+ or falling edg of RXCLK When HIGH, the RXCLK2+ clows the frequency and duty cycle of REFCLK. When the Clock are select. When LOW, the RXCLK4+ or falling edge of RXCLK When HIGH, th			When the decoder is bypassed (DECMODE = LOW), RXD[7:0] become the higher order bits of the 10-bit received character. See Table 13 for details.
REFCLK1 input[6] when RXCKSEL = LOW; When the decoder is enabled (DECMODE = HIGH of MD), RXST[2:0] provide status of the received signal. See Table 16 for a list of receive character status. RXOP 3-state, UVTTL output, synchronous to the RXCLK1 duput (or REFCLK1 input[6] when RXCKSEL = LOW; Receive path odd parity. When parity generation is enabled (PARCTL ≠ LOW), the parity output is valid for the data on the RXD bus bits. When parity generation is disabled (PARCTL = LOW), this output driver is disabled (high Z) REFCLK1 input[6] when RXCKSEL = LOW; RECEIVE Path Clock and Clock Control Receive character clock output. When configured such that the output data path is clocked interface clocks which are used to control itiming of output data (RXD[7:0], RXST[2:0] an RXCPL. This clock is output continuously at either the dual-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected b RXRATE. RXCLK4: 3-state, LVTTL output Delayed REFCLK+ when RXCKSEL = LOW, the RXCLK2 are buffered orms of REFCLK this phase difference allows the user to select the optimal set-up/hold timing for their specific interface is configured to present data relative to REFCLK+, used for transfer eclock (RXCKSEL = LOW), the RXCLK2 are buffered forms of REFCLK this phase difference allows the user to select the optimal set-up/hold timing for their specific interface is configured to present data relative to REFCLK+ recovered clock output as solidifierence allows the user to select. When LOW, the RXCLK2 = LOW), When RXCKSEL = LOW, the RXCLK2 + follows the frequency and duty cycle of REFCLK this phase difference allows the user to select. When LOW, the RXCLK2 = LOW, then RXCLK2 = LOW), hen RXCLK2 = LOW, then RXCLK2 = LOW), then RXCLK2 = LOW,	RXST[2:0]	synchronous to the	Parallel status output . These outputs change following the rising edge of the selected receive interface clock.
When the decoder is enabled (DECMODE = HIGH or MID), RXST[2:0] provide status of the received signal. See Table 16 for a list of receive character status. RXOP 3-state, LVTTL output, synchronous to the RXCLK1 output (or REFCLK1 input[6] when RXCKSEL = LOW) Receive path odd parity. When parity generation is enabled (PARCTL ≠ LOW), the parity output is valid for the data on the RXD bus bits. Receive Path Clock and Clock Control Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD)7.0], RXST[2:0] and of REFCLK that are slightly different in phase, but follow the frequency and duty cycle of REFCLK that are slightly difference allows the user to select the optimal set u_D/hold timing for their specific interface of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = UVTL output clock RXCLKC+ 3-state, LVTTL output Delayed REFCLK+ when RXCKSEL = LOW. Delayed form of REFCLK that an slightly difference allows the user to select the optimal set u_D/hold timing for their specific interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = UVTL input, intermal pull-down RXRATE LVTTL input, intermal pull-down Receive clock rate select. When LOW, the RXCLK+ recovered clock outputs are complementary clocks operating at the receive channel should be latched atternately on the rising edge of RXCLK+ and RXCLK- RXRATE LVTTL input, and the character rate.		REFCLK [↑] input ^[6] when	When the decoder is bypassed (DECMODE = LOW), RXST[1:0] become the two low-order bits of the 10-bit received character, while RXST[2] = HIGH indicates the presence of a comma character in the output register.
LVTTL output, synchronous to the RXCLK1 output (or REFCLK1 input) ^[6] output is valid for the data on the RXD bus bits. When parity generation is disabled (PARCTL = LOW), this output driver is disabled (high Z) when RXCKSEL = LOW) Receive Path Clock and Clock Control RXCLK± 3-state, LVTTL output clock Beceive Character clock output. When configured such that the output data path is clocker by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate (1/20 th the seried bit-rate) or character rate (1/20 th the seried bit-rate) of the data being received, as selected by RXRATE. When configured such that the output data path is clocked by REFCLK instead of recovered clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLK± are buffered forms of REFCLK that are slightly different in phase, but follow the frequency and duty cycle of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface is configured to present data relative to REFCLK+, sued for transfe of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK+ (RXCKSEL = LOW). When RXCLK± recovered clock outputs are complementary clocks operating at the receivered naracter rate. Data for the receive channel should be latched on either the rising edge of RXCLK± or falling edge of RXCLK±. When HIGH, the RXCLK± recovered clock outputs are complementary clocks operating a half the character rate. Data for the receive channel should be			When the decoder is enabled (DECMODE = HIGH or MID), RXST[2:0] provide status of the received signal. See Table 16 for a list of receive character status.
RXCLK1 output (or REFCLK1 input ^{16]} when RXCKSEL = LOW) Initial particular distribution is disabled (PARCTE = LOW), this output diver is disabled (high 2) when RXCKSEL = LOW) Receive Path Clock and Clock Control Receive character clock output. When configured such that the output data path is clocked LVTTL output clock RXCLK± 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATE. When configured such that the output data path is clocked by REFCLK. In this mode, RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLK2 are buffered forms of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL LOW, the RXCLKC+ follows the frequency and duty cycle of REFCLK+. RXRATE Receive clock rate select. When LOW, the RXCLK4 recovered clock outputs ar complementary clocks operating at the receive channel should be latched alternately on the rising edge of RXCLK+ and RXCLK+ clocking (RXCKSEL = LOW), RXRATE i not interpreted and RXCLK4 tollows the frequency and duty cycle of REFCLK. RFEN LVTTL input, asynchronous,	RXOP	LVTTL output,	Receive path odd parity. When parity generation is enabled (PARCTL \neq LOW), the parity output is valid for the data on the RXD bus bits.
RXCKSEL = LOW) Receive Path Clock and Clock Control RXCLK± 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATE. When configured such that the output data path is clocked by REFCLK instead of recovered clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLK- are buffered forms of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface of output data to a host system. This output is only enabled when the receive parallel interface. LOW, the RXCLKC+ follows the frequency and duty cycle of REFCLK+. RXRATE LVTTL input static control input, internal pull-down Receive clock rate select. When LOW, the RXCLK± recovered clock outputs are complementary clocks operating at the receive channet should be latched on either the rising edge of RXCLK+ or falling edge of RXCLK When HIGH, the RXCLK± recovered clock outputs are complementary clocks operating a half the character rate. Data for the receive channet should be latched on either the rising edge of RXCLK+ or falling edge of RXCLK When the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE is not interpreted and RXCLK± follows the frequency and duty cycle of REFCLK. RFEN LVTTL input, asynchrono		RXCLK↑ output (or REFCLK↑ input ^[6]	When parity generation is disabled (PARCTL = LOW), this output driver is disabled (high Z).
RXCLK± 3-state, LVTTL output clock Receive character clock output. When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATE. When configured such that the output data path is clocked by REFCLK instead of recovered clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered forms of REFCLK. In this mode, RXCLK4 and RXCLKC4 are buffered forms of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK recovered clock outputs are complementary clocks operating at the recovered character rate. Data for the receive channet should be latched on either the rising edge of RXCLK+ or falling edge of RXCLK RXRATE LVTTL input static control input, internal pull-down Receive clock rate select. When LOW, the RXCLK+ recovered clock outputs are complementary clocks operating at the receive channet should be latched on either the rising edge of RXCLK+ or falling edge of RXCLK RFEN LVTTL input, asynchronous, Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.			
LVTTL output clockby the recovered clock (RXCKSEL = MID), these true and complement clocks are the received interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate (1/20 th the seria bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATE.When configured such that the output data path is clocked by REFCLK instead of recovered clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLKC+ are buffered forms of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = LOW. Delayed form of REFCLK+, used for transfer of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = LOW, the RXCLK2+ follows the frequency and duty cycle of REFCLK+.RXRATELVTTL input, internal pull-downReceive clock rate select. When LOW, the RXCLK± recovered clock outputs are complementary clocks operating at the receive channel should be latched on either the rising edge of RXCLK+ or falling edge of RXCLKWhen the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE in the the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE in the receive channel should be latched and RXCLK± follows the frequency and duty cycle of REFCLK.RFENLVTTL input, asynchronous,Refame enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.	Receive Path	Clock and Clock Co	ntrol
Clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLKC+ are buffered forms of REFCLK that are slightly different in phase, but follow the frequency and duty cycle of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interfaceRXCLKC+3-state, LVTTL outputDelayed REFCLK+ when RXCKSEL = LOW. Delayed form of REFCLK+, used for transfe of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = LOW, the RXCLKC+ follows the frequency and duty cycle of REFCLK+.RXRATELVTTL input static control input, internal pull-downReceive clock rate select. When LOW, the RXCLK± recovered clock outputs are complementary clocks operating at the recoivered character rate. Data for the receive channel should be latched on either the rising edge of RXCLK+ or falling edge of RXCLKRFENLVTTL input, asynchronous,Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.	RXCLK±		Receive character clock output . When configured such that the output data path is clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXD[7:0], RXST[2:0] and RXOP). This clock is output continuously at either the dual-character rate ($1/20^{th}$ the serial bit-rate) or character rate ($1/10^{th}$ the serial bit-rate) of the data being received, as selected by RXRATE.
outputof output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = LOW, the RXCLKC+ follows the frequency and duty cycle of REFCLK+.RXRATELVTTL input static control input, internal pull-downReceive clock rate select. When LOW, the RXCLK± recovered clock outputs are complementary clocks operating at the recovered character rate. Data for the receive channel should be latched on either the rising edge of RXCLK+ or falling edge of RXCLKWhen HIGH, the RXCLK± recovered clock outputs are complementary clocks operating a half the character rate. Data for the receive channel should be latched alternately on the rising edge of RXCLK+ and RXCLKRFENLVTTL input, asynchronous,Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.			When configured such that the output data path is clocked by REFCLK instead of recovered clock (RXCKSEL = LOW), the RXCLK± output drivers present a buffered and delayed form of REFCLK. In this mode, RXCLK± and RXCLKC+ are buffered forms of REFCLK that are slightly different in phase, but follow the frequency and duty cycle of REFCLK. This phase difference allows the user to select the optimal set-up/hold timing for their specific interface.
static control input, internal pull-downcomplementary clocks operating at the recovered character rate. Data for the receive channel should be latched on either the rising edge of RXCLK+ or falling edge of RXCLKWhen HIGH, the RXCLK± recovered clock outputs are complementary clocks operating at half the character rate. Data for the receive channel should be latched alternately on the rising edge of RXCLK+ and RXCLKWhen the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE is not interpreted and RXCLK± follows the frequency and duty cycle of REFCLK.RFENLVTTL input, asynchronous,Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.	RXCLKC+		Delayed REFCLK+ when RXCKSEL = LOW . Delayed form of REFCLK+, used for transfer of output data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW). When RXCKSEL = LOW, the RXCLKC+ follows the frequency and duty cycle of REFCLK+.
half the character rate. Data for the receive channel should be latched alternately on the rising edge of RXCLK+ and RXCLK When the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE is not interpreted and RXCLK± follows the frequency and duty cycle of REFCLK. RFEN LVTTL input, asynchronous, Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.	RXRATE	static control input,	Receive clock rate select . When LOW, the RXCLK \pm recovered clock outputs are complementary clocks operating at the recovered character rate. Data for the receive channel should be latched on either the rising edge of RXCLK \pm or falling edge of RXCLK $-$.
RFEN LVTTL input, asynchronous, Reframe enable. Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.			-
asynchronous, frame per the presently enabled framing mode and selected framing character.			When the output register is operated with REFCLK clocking (RXCKSEL = LOW), RXRATE is not interpreted and RXCLK± follows the frequency and duty cycle of REFCLK.
	RFEN		Reframe enable . Active HIGH. When HIGH, the Framer in the receive channel is enabled to frame per the presently enabled framing mode and selected framing character.

Note 6. When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.



CYP(V)15G0101DXB single-channel HOTLink II (continued)

static control input modes and is only interpreted when the decoder is enabled (DECMODE 4 LOW). See Table 19 for details. FRAMCHAR 3-level select ^[7] static control input Framing character select. Used to select the character or portion of a character used for character framing of the received data streams. When MID, the framer looks for both positive and negative disparity versions of the eight-bit comma character. When MID, the framer looks for both positive and negative disparity versions of the eight-bit control input ^[7] SHevel select static control input ^[7] See the type of character framing used to adjust the character boundaries (based on detection of one or more framing characters in the data stream. This signal operates in conjunction with the type of framing characters in the data stream. This signal operates in conjunction with the type of framing characters in the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits (five character), before the character boundaries are adjusted. The recovered character recovered character role clock for one or multiple cycles to align that clock with the recovered data. PARCTL 3-level select static control input ^[7] When HIGH, the alternate-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character[5] in the received data stream, on identical 10-bit boundaries, on four directly adjacent character offset. PARCTL 3-level select static control input ^[7] Parity check/Generate control. Used to control the parity checked and presented on RXOP. When the B8/10B encoder are disabled. TM RXOP Einvalid ODD parity, and ODD parity is generated for t	Pin Name	I/O Characteristics	Signal Description
static control input character framing of the received data streams. When MID, the framer looks for both positive and negative disparity versions of the eight-bit comma character. When MICH, the framer looks for both positive and negative disparity versions of the k28.5 character. Configuring FRAMCHAR = LOW is reserved for component test. REMODE 3-level select static control input ¹⁷¹ Reframe mode select. Used to select the type of character framing characters in the data stream. This signal operates in conjunction with the type of framing characters of the selected framing character(s) in the received data stream. This mode of framing stretches the recovered character-rate clock for one or multiple cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of 50 bits (five characters), before the character locundaries are adjusted. The recovered character clock remains in the same phase regardless of character offst. PARCTL 3-level select static control input ¹⁷¹ Parity check/Generate control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXOP output is disabled (high Z). When MID, and the 88/10B encoder and decoder are enabled (TXMODE[1] = LOW, DECMODE = LOW], TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 88/10B encoder and decoder are enabled (TXMODE[1] = LOW, DECMODE = LOW], TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP.	RXMODE		modes and is only interpreted when the decoder is enabled (DECMODE \neq LOW). See
PARCTL 3-level select static control input ^[7] Reframe mode select. Used to select the type of character framing characters selected. When HIGH, the framer looks for both positive and negative disparity versions of the K28.5 character. RFMODE 3-level select static control input ^[7] Reframe mode select. Used to select the type of character framing character selected. When LOW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character (s) in the received data stream. This selected. This mode of framing stretches the recovered character-rate clock for one or multiple cycles to align that clock with the recovered data. When HIGH, the alternate-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character (s), on identical 10-bit boundaries, within a span of 50 bits (five characters), before the character boundaries are adjusted. The recovered character clock remains in the same phase regardless of character offset. PARCTL 3-level select, static control input ^[7] 3-level select, static control input ^[7] Selevel framing character control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXOP output is disabled (high 2). When MID, and the 88/108 encoder and decoder are enabled (TXMODE[1] ± LOW, DECMODE ± LOW], DECMODE ± LOW], and Checking are enabled (TXMODE[1] ± LOW, DECMODE ± LOW], and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. DECMODE 3-level select static control input ^[7] S	FRAMCHAR		Framing character select. Used to select the character or portion of a character used for character framing of the received data streams.
Character. Configuring FRAMCHAR = LOW is reserved for component test. RFMODE 3-level select_static control input ^[7] Refunction Deprates in conjunction with the type of character framing character selected. When LOW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character[3] in the received data stream. This indig of operates in conjunction with the type of framing stretches the recovered character-rate clock to ne or multiby cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character[5] in the received data stream. This end the selected framing character[5] in the received data stream, or identical 10-bit boundaries, on four directly adjacent character offset. PARCTL 3-level select static control input ^[7] Parity check/Generate control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXPO puty is disabled (high 2). When MID, and the 8B/10B encoder and decoder are enabled (TXMODE[1] + LOW, DECMODE ± LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The XDP (10) parity and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. DECMODE 3-level select[7] See Table 2 and Table 15 for details. DECMODE 3-level select[7] RXCKSEL 3-level select[7]			When MID, the framer looks for both positive and negative disparity versions of the eight-bit comma character.
RFMODE 3-level select static control input ^[7] Reframe mode select. Used to select the type of character framing used to adjust the character boundaries (based on detection of one or more framing characters in the data stream. This signal operates in conjunction with the type of framing characters elected. When LCW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character(s) in the received data stream. This mode of framing stretches the recovered character-rate clock tor one or multiple cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits (five characters), before the character boundaries are adjusted. The recovered character clock remains in the same phase regardless of character offset. PARCTL 3-level select static control input ^[7] Parity check/Generate control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXOP output is disabled (high Z). When MID, and the 88/10B encoder are disabled (laong with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 88/10B encoder are disabled (laong with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:1] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity. TXD[7:0] and TXCT[1:0] inputs are checked is bypassed, RXCKSEL must be MID. When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code			When HIGH, the framer looks for both positive and negative disparity versions of the K28.5 character.
control input ^[7] character boundaries (based on detection of one or more framing characters in the data stream. This signal operates in conjunction with the type of framing character selected. When LOW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character(s) in the received data stream. This mode of framing stretches the recovered character-rate clock for one or multiple cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits (five character), before the character boundaries are adjusted. The recovered character clock remains in the same phase regardless of character offset. PARCTL 3-level select static control undirectly adjacent character offset. PARCTL 3-level select static control input ^[7] When MID, and the 88/10B encoder and decoder are enabled (TXMODE[1] + LOW, DECMODE + LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 88/10B encoder and decoder are enabled (TXMODE[1] - LOW, DECMODE = LOW), txD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) for valid ODD parity, are checked (along with TXOP) f			Configuring FRAMCHAR = LOW is reserved for component test.
selected framing character(s) in the received data stream. This mode of framing stretches the recovered character-rate clock for one or multiple cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits (five characters), before the character boundaries of character offset. When HIGH, the alternate-mode multi-byte parallel framer is selected. This requires detection of the selected framing character(s) in the received data stream, on identical 10-bit boundaries, or four directly adjacent characters. The recovered character clock remains in the same phase regardless of character offset. PARCTL 3-level select static control input ^[7] Parity check/Generate control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXOP output is disabled (high 2). When MID, and the 88/108 encoder and decoder are neabled (TXMODE[1] = LOW, DECMODE ± LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. When the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. DECMODE 3-level select static control input ^[7] Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL 3-level select static control input ^[7] DECMODE 3-level select static Decoder mode select. When LOW, the decoder is bypassed and raw 10	RFMODE		Reframe mode select . Used to select the type of character framing used to adjust the character boundaries (based on detection of one or more framing characters in the data stream. This signal operates in conjunction with the type of framing character selected.
https://www.interconstructure/inter			When LOW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character(s) in the received data stream. This mode of framing stretches the recovered character-rate clock for one or multiple cycles to align that clock with the recovered data.
of the selected framing character(s) in the received data stream, on identical 10-bit boundaries, on four directly adjacent characters. The recovered character clock remains in the same phase regardless of character offset. PARCTL 3-level select static control input ^[7] Parity check/Generate control. Used to control the parity check and generate functions. When LOW, parity checking is disabled, and the RXOP output is disabled (high Z). When MID, and the 8B/10B encoder and decoder are enabled (TXMODE[1] ≠ LOW, DECMODE ≠ LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 8B/10B encoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity. DECMODE 3-level select static control input ^[7] Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL mus			When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits (five characters), before the character boundaries are adjusted. The recovered character clock remains in the same phase regardless of character offset.
control input ^[7] When LOW, parity checking is disabled, and the RXOP output is disabled (high Z). When MID, and the 8B/10B encoder and decoder are enabled (TXMODE[1] ≠ LOW, DECMODE ≠ LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the B8/10B encoder and decoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. See Table 2 and Table 15 for details. Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL must be MID. When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes. RXCKSEL 3-level select ^[7] static control input Receive clock mode. Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXC			When HIGH, the alternate-mode multi-byte parallel framer is selected. This requires detection of the selected framing character(s) in the received data stream, on identical 10-bit boundaries, on four directly adjacent characters. The recovered character clock remains in the same phase regardless of character offset.
When LOW, party checking is observed, and the RXOP oblight is disabled (high 2). When MID, and the 8B/10B encoder and decoder are enabled (TXMODE[1] ≠ LOW, DECMODE ≠ LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 8B/10B encoder and decoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. See Table 2 and Table 15 for details. Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL must be MID. S-level select ^[7] See Cock mode. Selects the receive clock source used. See Table 21 for a list of the special code supported in both encoded modes. RXCKSEL 3-level select ^[7] Receive clock mode. Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXCLK± and RXCLKC			Parity check/Generate control. Used to control the parity check and generate functions.
DECMODE ≠ LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 8B/10B encoder and decoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[1:0] outputs and presented on RXOP. When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. DECMODE 3-level select static control input ^[7] Decoder mode select. When LOW, the decoder is bypassed, RXCKSEL must be MID. RXCKSEL 3-level select ^[7] Receive clock mode. Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the rec		control input ^[7]	When LOW, parity checking is disabled, and the RXOP output is disabled (high Z).
are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP. See Table 2 and Table 15 for details. DECMODE 3-level select static control input ^[7] Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL must be MID. When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes. RXCKSEL 3-level select ^[7] static control input Receive clock mode. Selects the receive clock source used to transfer data to the output register and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXCLK± and RXCLKC+ present buffered and delayed forms of REFCLK. When MID, the RXCLK± output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.			When MID, and the 8B/10B encoder and decoder are enabled (TXMODE[1] \neq LOW, DECMODE \neq LOW), TXD[7:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP. When the 8B/10B encoder and decoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] outputs and presented on RXOP.
DECMODE 3-level select static control input ^[7] Decoder mode select. When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL must be MID. When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes. RXCKSEL 3-level select ^[7] static control input Receive clock mode. Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXCLK± and RXCLKC+ present buffered and delayed forms of REFCLK. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.			When HIGH, parity generation and checking are enabled. The TXD[7:0] and TXCT[1:0] inputs are checked (along with TXOP) for valid ODD parity, and ODD parity is generated for the RXD[7:0] and RXST[2:0] outputs and presented on RXOP.
control input ^[/] passed to the output register. When the decoder is bypassed, RXCKSEL must be MID. When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes. RXCKSEL 3-level select ^[7] static control input Receive clock mode. Selects the receive clock source used to transfer data to the output register is clocked by REFCLK. RXCLK± and RXCLKC+ present buffered and delayed forms of REFCLK. When MID, the RXCLK± output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.			See Table 2 and Table 15 for details.
alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes. RXCKSEL 3-level select ^[7] static control input Receive clock mode. Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXCLKC+ present buffered and delayed forms of REFCLK. When MID, the RXCLK± output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.	DECMODE		Decoder mode select . When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. When the decoder is bypassed, RXCKSEL must be MID.
static control input registers and configures the elasticity buffer in the receive path. When LOW, the output register is clocked by REFCLK. RXCLK± and RXCLKC+ present buffered and delayed forms of REFCLK. When MID, the RXCLK± output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.			When MID, the Cypress Decoder table for special code characters is used. When HIGH, the alternate Decoder table for special code characters is used. See Table 21 for a list of the special codes supported in both encoded modes.
buffered and delayed forms of REFCLK. When MID, the RXCLK± output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.	RXCKSEL		Receive clock mode . Selects the receive clock source used to transfer data to the output registers and configures the elasticity buffer in the receive path.
elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.			When LOW, the output register is clocked by REFCLK. RXCLK \pm and RXCLKC+ present buffered and delayed forms of REFCLK.
Configuring RXCKSEL = HIGH is an invalid mode of operation.			When MID, the RXCLK \pm output follows the recovered clock as selected by RXRATE and the elasticity buffer is bypassed. When the 10B/8B decoder and elasticity buffer are bypassed (DECMODE=LOW), RXCKSEL must be MID.
			Configuring RXCKSEL = HIGH is an invalid mode of operation.

Note

7. 3-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). When not connected or allowed to float, a 3-level select input will self-bias to the MID level.



CYP(V)15G0101DXB single-channel HOTLink II (continued)

Pin Name	I/O Characteristics	Signal Description
Device Contr	rol Signals	
SPDSEL	3-level select, ^[8] static control input	Serial rate select . This input specifies the operating bit-rate range of both transmit and receive PLLs. LOW = 195–400 MBaud, MID = 400–800 MBaud, HIGH = 800–1500 MBaud. When SPDSEL=LOW, setting TXRATE=HIGH (half-rate reference clock) is invalid.
REFCLK±	DifferentialLVPECL or single-ended LVTTL input clock	Reference clock . This clock input is used as the timing reference for the transmit PLL. It is also used as the centering frequency of the range controller block of the receive CDR PLLs. This input clock may also be selected to clock the transmit and receive parallel interfaces.
		When driven by a single-ended LVCMOS or LVTTL clock source, the clock source may be connected to either the true or complement REFCLK input, with the alternate REFCLK input left open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the clock for the parallel transmit data (input) interface. When RXCKSEL = LOW and decoder is enabled, the elasticity buffer is enabled and REFCLK is used as the clock source for the parallel receive data (output) interface.
		If the elasticity buffer is used, framing characters will be inserted or deleted to/from the data stream to compensate for frequency differences between the reference clock and recovered clock. When addition happens, a K28.5 will be appended immediately after a framing character is detected in the elasticity buffer. When deletion happens, a framing character will be removed from the data stream when detected in the elasticity buffer.
TRSTZ	LVTTL input,	Device reset. Active LOW. Initializes all state machines and counters in the device.
	internal pull-up	When sampled LOW by the rising edge of REFLCK, this input resets the internal state <u>machines</u> and sets the elasticity buffer pointers to a nominal offset. When the reset is removed (TRSTZ sampled HIGH by REFCLK [↑]), the status and data outputs will become deterministic in less than 16 REFCLK cycles. The BISTLE, OELE, and RXLE latches are reset by TRSTZ. If the elasticity buffer or the phase-align buffer are used, TRSTZ should be applied after power-up to initialize the internal pointers into these memory arrays.
Analog I/O a	nd Control	
OUT1±	CML differential output	Primary differential serial data outputs . These PECL-compatible CML outputs (+3.3 V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules.
OUT2±	CML differential output	Secondary differential serial data outputs . These PECL-compatible CML outputs (+3.3 V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules.
IN1±	LVPECL differential Input, with internal DC restoration	Primary differential serial data inputs . These inputs accept the serial data stream for deserialization and decoding. The IN1 \pm serial stream is passed to the receiver clock and data recovery (CDR) circuit to extract the data content when INSEL = HIGH.
IN2±	LVPECL differential input, with internal DC restoration	Secondary differential serial data inputs . These inputs accept the serial data stream for deserialization and decoding. The IN2 \pm serial stream is passed to the receiver CDR circuit to extract the data content when INSEL = LOW.
INSEL	LVTTL input, asynchronous	Receive input selector . Determines which external serial bit stream is passed to the receiver CDR. When HIGH, the IN1 \pm input is selected. When LOW, the IN2 \pm input is selected.
SDASEL	3-level select, ^[8] static control input	Signal detect amplitude level select . Allows selection of one of three predefined amplitude trip points for a valid signal indication, as listed in Table 10.
LPEN	LVTTL input, asynchronous, internal pull-down	Loop-back-enable . Active HIGH. When asserted (HIGH), the transmit serial data is internally routed to the receiver CDR circuit.All enabled serial drivers are forced to differential logic "1." All serial data inputs are ignored.

 ³⁻level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). When not connected or allowed to float, a 3-level select input will self-bias to the MID level.



CYP(V)15G0101DXB single-channel HOTLink II (continued)

Pin Name	I/O Characteristics	Signal Description
OELE	LVTTL input, asynchronous, internal pull-up	Serial driver output enable latch enable. Active HIGH. When OELE = HIGH, the signals on the BOE[1:0] inputs directly control the OUTx \pm differential drivers. When the BOE[x] input is HIGH, the associated OUTx \pm differential driver is enabled. When the BOE[x] input is LOW, the associated OUTx \pm differential driver is powered down. When OELE returns LOW, the last values present on BOE[1:0] are captured in the internal output enable latch. The specific mapping of BOE[1:0] signals to transmit output enables is listed in Table 14. If the device is reset (TRSTZ is sampled LOW), the latch is reset to disable both outputs.
BISTLE	LVTTL input, asynchronous, internal pull-up	Transmit and receive BIST latch enable . Active HIGH. When BISTLE = HIGH, the signals on the BOE[1:0] inputs directly control the transmit and receive BIST enables. When the BOE[x] input is LOW, the associated transmit or receive channel is configured to generate or compare the BIST sequence. When the BOE[x] input is HIGH, the associated transmit or receive channel is configured for normal data transmission or reception. When BISTLE returns LOW, the last values present on BOE[1:0] are captured in the internal BIST enable latch. The specific mapping of BOE[1:0] signals to transmit and receive BIST enables is listed in Table 14. When the latch is closed, if the device is reset (TRSTZ is sampled LOW), the latch is reset to disable BIST on both the transmit and receive channels.
RXLE	LVTTL input, asynchronous, internal pull-up	Receive channel power-control latch enable . Active HIGH. When RXLE = HIGH, the signal on the BOE[0] input directly controls the power enable for the receive PLL and analog logic. When the BOE[0] input is HIGH, the receive channel PLL and analog logic are active. When the BOE[0] input is LOW, the receive channel PLL and analog logic are placed in a non-functional power saving mode. When RXLE returns LOW, the last value present on BOE[0] is captured in the internal RX PLL enable latch. The specific mapping of BOE[1:0] signals to the receive channel enable is listed in Table 14. When the latch is closed, if the device is reset (TRSTZ is sampled LOW), the latch is reset to disable the receive channel.
BOE[1:0]	LVTTL input, asynchronous, internal pull-up	BIST, serial output, and receive channel enables . These inputs are passed to and through the output enable latch when $OELE = HIGH$, and captured in this latch when $OELE$ returns LOW. These inputs are passed to and through the BIST enable latch when BISTLE = HIGH, and captured in this latch when BISTLE returns LOW. These inputs are passed to and through the receive channel enable latch when RXLE = HIGH, and captured in this latch when RXLE returns LOW.
LFI	LVTTL output, asynchronous	 Link fault indication output. Active LOW. LFI is the logical OR of four internal conditions: 1. Received serial data frequency outside expected range 2. Analog amplitude below expected levels 3. Transition density lower than expected 4. Receive channel disabled.
JTAG Interfa	ace	
TMS	LVTTL input, internal pull-up	Test mode select . Used to control access to the JTAG test modes. If maintained high for \geq 5 TCLK cycles, the JTAG test controller is reset. The TAP controller is also reset automatically upon application of power to the device.
TCLK	LVTTL input, internal pull-down	JTAG test clock.
TDO	Three-state LVTTL output	Test data out. JTAG data output buffer which is high Z while JTAG test mode is not selected.
TDI	LVTTL input, internal pull-up	Test data in. JTAG data input port.
Power		
V _{CC}		+3.3 V power
GND		Signal and power ground for all internal circuits.



CYP(V)15G0101DXB HOTLink II Operation

The CYP(V)15G0101DXB is a highly configurable device designed to support reliable transfer of large quantities of data using high-speed serial links from a single source to one or more destinations.

CYP(V)15G0101DXB Transmit Data Path

Operating Modes

The transmit path of the CYP(V)15G0101DXB supports a single character-wide data path. This data path is used in multiple operating modes as controlled by the TXMODE[1:0] inputs.

Input Register

The bits in the input register support different assignments, based on if the character is unencoded, encoded with two control bits, or encoded with three control bits. These assignments are shown in Table 1.

E sa a a d a d

Signal Name	Unencoded (Encoder	Encoded (Encoder Enabled)		
Signal Name	Bypassed)	Two-bit Control	Three-bit Control	
TXD[0] (LSB)	DIN[0]	TXD[0]	TXD[0]	
TXD[1]	DIN[1]	TXD[1]	TXD[1]	
TXD[2]	DIN[2]	TXD[2]	TXD[2]	
TXD[3]	DIN[3]	TXD[3]	TXD[3]	
TXD[4]	DIN[4]	TXD[4]	TXD[4]	
TXD5]	DIN[5]	TXD[5]	TXD[5]	
TXD[6]	DIN[6]	TXD[6]	TXD[6]	
TXD[7]	DIN[7]	TXD[7]	TXD[7]	
TXCT[0]	DIN[8]	TXCT[0]	TXCT[0]	
TXCT[1] (MSB)	DIN[9]	TXCT[1]	TXCT[1]	
SCSEL	N/A	N/A	SCSEL	

Table 1. Input Register Bit Assignments^[9]

The input register captures a minimum of eight data bits and two control bits on each input clock cycle. When the encoder is bypassed, the TXCT[1:0] control bits are part of the pre-encoded 10-bit data character.

When the encoder is enabled $(TXMODE[1] \neq LOW)$, the TXCT[1:0] bits are interpreted along with the TXD[7:0] character to generate the specific 10-bit transmission character. When TXMODE[0] \neq HIGH, an additional special character select (SCSEL) input is also captured and interpreted. This SCSEL input is used to modify the encoding of the characters.

Phase-Align Buffer

Data from the input register is passed either to the encoder or to the phase-align buffer. When the transmit path is operated synchronous to REFCLK \uparrow (TXCKSEL = LOW and TXRATE = LOW), the phase-align buffer is bypassed and data is passed directly to the parity check and encoder block to reduce latency.

When an input register clock with an uncontrolled phase relationship to REFCLK is selected (TXCKSEL \neq LOW) or if data is captured on both edges of REFCLK (TXRATE = HIGH), the phase-align buffer is enabled. This buffer is used to absorb clock phase differences between the presently selected input clock and the internal character clock.

Initialization of the phase-align buffer takes place when the TXRST input is sampled LOW by two consecutive rising edges of REFCLK. When TXRST is returned HIGH, the present input clock phase relative to REFCLK↑ is set. TXRST is an asynchronous input, but is sampled internally to synchronize it to the internal transmit path state machine.

Once set, the input clock is allowed to skew in time up to half a character period in either direction relative to REFCLK \uparrow ; that is ±180°. This time shift allows the delay path of the character clock (relative to REFLCK \uparrow) to change due to operating voltage and temperature, while not affecting the design operation.

If the phase offset, between the initialized location of the input clock and REFCLK \uparrow , exceeds the skew handling capabilities of the phase-align buffer, an error is reported on the TXPER output. This output indicates a continuous error until the phase-align buffer is reset. While the error remains active, the transmitter outputs a continuous C0.7 character to indicate to the remote receiver that an error condition is present in the link.

In specific transmit modes, it is also possible to reset the phase-align buffer with minimal disruption of the serial data stream. When the transmit interface is configured for generation of atomic Word Sync Sequences (TXMODE[1] = MID) and a phase-align buffer error is present, the transmission of a Word Sync Sequence will recenter the phase-align buffer and clear the error condition.^[10]

Parity Support

In addition to the ten data and control bits that are captured at the transmit input register, a TXOP input is also available. This allows the CYP(V)15G0101DXB to support ODD parity checking. Parity checking is available for all operating modes (including encoder bypass). The specific mode of parity checking is controlled by the PARCTL input, and operates per Table 2.

When PARCTL = MID (open) and the encoder is enabled (TXMODE[1] \neq LOW), only the TXD[7:0] data bits are checked for ODD parity along with the TXOP bit. When PARCTL = HIGH with the encoder enabled (or MID with the encoder bypassed), the TXD[7:0] and TXCT[1:0] inputs are checked for ODD parity along with the TXOP bit. When PARCTL = LOW, parity checking is disabled.

Notes

^{9.} The TXOP input is also captured in the input register, but its interpretation is under the separate control of PARCTL.

^{10.} One or more K28.5 characters may be added or lost from the data stream during this reset operation. When used with non-Cypress devices that require a complete 16-character Word Sync Sequence for proper receive elasticity buffer alignment, it is recommend that the sequence be followed by a second Word Sync Sequence to ensure proper operation.



When parity checking and the encoder are both enabled $(TXMODE[1] \neq LOW)$, the detection of a parity error causes a C0.7 character of proper disparity to be passed to the transmit shifter. When the encoder is bypassed (TXMODE[1] = LOW), detection of a parity error causes a positive disparity version of a C0.7 transmission character to be passed to the transmit shifter.

	Transmit Parity Check Mode (PARCTL)				
Signal		Μ			
Name	LOW	TXMODE[1] = LOW	TXMODE[1] ≠ LOW	HIGH	
TXD[0]		X ^[11]	Х	Х	
TXD[1]		Х	Х	Х	
TXD[2]		Х	Х	Х	
TXD[3]		Х	Х	Х	
TXD[4]		Х	Х	Х	
TXD[5]		Х	Х	Х	
TXD[6]		Х	Х	Х	
TXD[7]		Х	Х	Х	
TXCT[0]		Х		Х	
TXCT[1]		Х		Х	
TXOP		Х	Х	Х	

Table 2. Input Register Bits Checked for Parity^[12]

Encoder

The character, received from the input register or phase-align buffer and parity check logic, is then passed to the encoder logic. This block interprets each character and any control bits, and outputs a 10-bit transmission character.

Depending on the configured operating mode, the generated transmission character may be

- the 10-bit pre-encoded character accepted in the input register
- the 10-bit equivalent of the eight-bit data character accepted in the input register
- the 10-bit equivalent of the eight -bit special character code accepted in the input register
- the 10-bit equivalent of the C0.7 SVS character if parity checking was enabled and a parity error was detected
- the 10-bit equivalent of the C0.7 SVS character if a phase-align buffer overflow or underflow error is present
- a character that is part of the 511-character BIST sequence
- a K28.5 character generated as an individual character or as part of the 16-character Word Sync Sequence.

The selection of the specific characters generated are controlled by the TXMODE[1:0], SCSEL, TXCT[1:0], and TXD[7:0] inputs for each character.

Data Encoding

Raw data, as received directly from the transmit input register, is seldom in a form suitable for transmission across a serial link. The characters must usually be processed or transformed to guarantee

- a minimum transition density (to allow the serial receive PLL to extract a clock from the data stream)
- a DC-balance in the signaling (to prevent baseline wander)
- run-length limits in the serial data (to limit the bandwidth of the link)
- the remote receiver a way of determining the correct character boundaries (framing).

When the encoder is enabled $(TXMODE[1] \neq LOW)$, the characters to be transmitted are converted from data or special character codes to 10-bit transmission characters (as selected by the TXCT[1:0] and SCSEL inputs), using an integrated 8B/10B encoder. When directed to encode the character as a special character code, it is encoded using the special character encoding rules listed in Table 21. When directed to encode the character as a character as a data character, it is encoded using the data character encoding rules in Table 20.

The 8B/10B encoder is standards compliant with ANSI/NCITS ASC X3.230-1994 (fibre channel), IEEE 802.3z (gigabit ethernet), the IBM[®] ESCON[®] and FICON[™], and digital video broadcast (DVB-ASI) standards for data transport.

Many of the special character codes listed in Table 21 may be generated by more than one input character. The CYP(V)15G0101DXB is designed to support two independent (but non-overlapping) special character code tables. This allows the CYP(V)15G0101DXB to operate in mixed environments with other Cypress HOTLink devices using the enhanced Cypress command code set, and the reduced command sets of other non-Cypress devices. Even when used in an environment that normally uses non-Cypress special character codes, the selective use of Cypress command codes can permit operation where running disparity and error handling must be managed.

Following conversion of each input character from eight bits to a 10-bit transmission character, it is passed to the transmit shifter and is shifted out LSB first, as required by ANSI and IEEE standards for 8B/10B coded serial data streams.

Transmit Modes

The operating mode of the transmit path is set through the TXMODE[1:0] inputs. These 3-level select inputs allow one of nine transmit modes to be selected. The transmit modes are listed in Table 3.

The encoded modes (TX modes 3 through 8) support multiple encoding tables. These encoding tables vary by the specific combinations of SCSEL, TXCT[1], and TXCT[0] that are used to control the generation of data and control characters. These multiple encoding forms allow maximum flexibility in interfacing to legacy applications, while also supporting numerous extensions in capabilities.TX Mode 0—encoder bypass

Notes

11. Bits marked as X are XORed together. Result must be a logic-1 for parity to be valid. 12. Transmit path parity errors are reported on the TXPER output.



When the encoder is bypassed, the character captured from the TXD[7:0] and TXCT[1:0] inputs is passed directly to the transmit shifter without modification. If parity checking is enabled (PARCTL \neq LOW) and a parity error is detected, the 10-bit character is replaced with the 1001111000 pattern (+C0.7 character) regardless of the running disparity of the previous character.

With the encoder bypassed, the TXCT[1:0] inputs are considered part of the data character and do not perform a control function that would otherwise modify the interpretation of the TXD[7:0] bits. The bit usage and mapping of these control bits when the encoder is bypassed is shown in Table 4.

In encoder bypass mode, the SCSEL input is ignored. All clocking modes interpret the data in the same way.

Table 3.	Transmit	Operating	Modes
----------	----------	-----------	-------

TXN	lode	Operating Mode			
Mode Number	TXMODE [1:0]	Word Sync Sequence Support	SCSEL Control	TXCT Function	
0	LL	None	None	Encoder bypass	
1	LM	None	None	Reserved for test	
2	LH	None	None	Reserved for test	
3	ML	Atomic	Special Character	Encoder control	
4	MM	Atomic	Word Sync	Encoder control	
5	MH	Atomic	None	Encoder control	
6	HL	Interruptible	Special Character	Encoder control	
7	НМ	Interruptible	Word Sync	Encoder control	
8	HH	Interruptible	None	Encoder control	

Table 4. Encoder Bypass Mode (TXMODE[1:0] = LL)

Signal Name	Bus Weight	10B Name
TXD[0] (LSB) ^[13]	2 ⁰	а
TXD[1]	2 ¹	b
TXD[2]	2 ²	С
TXD[3]	2 ³	d
TXD[4]	2 ⁴	e
TXD[5]	2 ⁵	i
TXD[6]	2 ⁶	f
TXD[7]	2 ⁷	g
TXCT[0]	2 ⁸	h
TXCT[1] (MSB)	2 ⁹	j

Note

13. LSB is shifted out first.

TX Modes 1 and 2—Factory Test Modes

These modes enable specific factory test configurations. They are not considered normal operating modes of the device. Entry or configuration into these test modes will not damage the device.

TX Mode 3—Atomic Word Sync and SCSEL Control of Special Codes

When configured in TX Mode 3, the SCSEL input is captured along with the TXCT[1:0] data control inputs. These bits combine to control the interpretation of the TXD[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 5.

Table 5. TX Modes 3 and 6 Encoding

SCSEL	TXCT[1]	TXCT[0]	Characters Generated	
Х	Х	0	Encoded data character	
0	0	1	K28.5 fill character	
1	0	1	Special character code	
Х	1	1	16-character Word Sync Sequence	

When TXCKSEL = MID or HIGH, the transmit channel captures data into its input register using the TXCLK clock.

Word Sync Sequence

When TXCT[1:0] = 11, a 16-character sequence of K28.5 characters, known as a Word Sync Sequence, is generated on the transmit channel. This sequence of K28.5 characters may start with either a positive or negative disparity K28.5 (as determined by the current running disparity and the 8B/10B coding rules). The disparity of the second and third K28.5 characters in this sequence are reversed from what normal 8B/10B coding rules would generate. The remaining K28.5 characters in the sequence follow all 8B/10B coding rules. The disparity of the generated K28.5 characters in this sequence follow all 8B/10B coding rules. The disparity of the generated K28.5 characters in this sequence follow all 8B/10B coding rules.

When TXMODE[1] = MID (open, TX modes 3, 4 and 5), the generation of this character sequence is an atomic (non-interruptible) operation. Once it has been successfully started, it cannot be stopped until all 16 characters have been generated. The content of the input register is ignored for the duration of this 16-character sequence. At the end of this sequence, if the TXCT[1:0] = 11 condition is sampled again, the sequence restarts and remains uninterrupted for the following 15 character clocks.

If parity checking is enabled, the character used to start the Word Sync Sequence must also have correct ODD parity. This is true even though the contents of the TXD[7:0] bits do not directly control the generation of characters during the Word Sync Sequence. Once the sequence is started, parity is not checked on the following 15 characters in the Word Sync Sequence.



When TXMODE[1] = HIGH (TX modes 6, 7, and 8), the generation of the Word Sync Sequence becomes an interruptible operation. In TX Mode 6, this sequence is started as soon as the TXCT[1:0] = 11 condition is detected on the channel. In order for the sequence to continue, the TXCT[1:0] inputs must be sampled as 00 for the remaining 15 characters of the sequence. If at any time a sample period exists where TXCT[1:0] \neq 00, the Word Sync Sequence is terminated, and a character representing the data and control bits is generated by the encoder. This resets the Word Sync Sequence state machine such that it will start at the beginning of the sequence at the next occurrence of TXCT[1:0] = 11.

When parity checking is enabled and TXMODE[1] = HIGH, all characters (including those in the middle of a Word Sync Sequence) must have correct parity. The detection of a character with incorrect parity during a Word Sync Sequence (regardless of the state of TXCT[1:0]) will interrupt that sequence and force generation of a C0.7 SVS character. Any interruption of the Word Sync Sequence causes the sequence to terminate.

When TXCKSEL = LOW, the input register for the transmit channel is clocked by REFCLK.^[14] When TXCKSEL = HIGH or MID, the input register for the transmit channel is clocked with TXCLK \uparrow .

TX Mode 4—Atomic Word Sync and SCSEL Control of Word Sync Sequence Generation

When configured in TX Mode 4, the SCSEL input is captured along with the TXCT[1:0] data control inputs. These bits combine to control the interpretation of the TXD[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 6.

Table 6.	ТΧ	Modes	4	and	7	Encoding
----------	----	-------	---	-----	---	----------

SCSEL	тхст[1]	тхст[0]	Characters Generated	
Х	Х	0	Encoded data character	
0	0	1	K28.5 fill character	
0	1	1	Special character code	
1	Х	1	16-character Word Sync Sequence	

TX Mode 4 also supports an Atomic Word Sync Sequence. Unlike TX Mode 3, this sequence is started when both SCSEL and TXCT[0] are sampled HIGH. With the exception of the combination of control bits used to initiate the sequence, the generation and operation of this Word Sync Sequence is the same as that documented for TX Mode 3.

TX Mode 5—Atomic Word Sync, No SCSEL

When configured in TX Mode 5, the SCSEL signal is not used. The TXCT[1:0] inputs control the characters generated by the channel. The specific characters generated by these bits are listed in Table 7.

Table 7. TX Modes 5 and 8 Encoding

SCSEL	тхст[1]	TXCT[0]	Characters Generated	
Х	0	0	Encoded data character	
Х	0	1	K28.5 fill character	
Х	1	0	Special character code	
Х	1	1	16-character Word Sync Sequence	

TX Mode 5 also has the capability of generating an Atomic Word Sync Sequence. For the sequence to be started, the TXCT[1:0] inputs must both be sampled HIGH. The generation and operation of this Word Sync Sequence is the same as that documented for TX Mode 3.

Transmit BIST

The transmit channel contains an internal pattern generator that can be used to validate both device and link operation. This generator is enabled by the BOE[1] signal, as listed in Table 8 (when the BISTLE latch enable input is HIGH). When enabled, a register in the transmit channel becomes a signature pattern generator by logically converting to a linear feedback shift register (LFSR). This LFSR generates a 511-character sequence that includes all data and special character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Receiver. If the receive channel is configured for REFCLK clocking (RXCKSEL = LOW), each pass is preceded by a 16-character Word Sync Sequence to allow elasticity buffer alignment and management of clock-frequency variations.

When the BISTLE signal is HIGH, if the BOE[1] input is LOW, the BIST generator in the transmit channel is enabled (and if BOE[0] = LOW the BIST checker in the receive channel is enabled). When BISTLE returns LOW, the values of the BOE[1:0] signals are captured in the BIST enable latch. These values remain in the BIST enable latch until BISTLE is returned high to open the latch again. A device reset (TRSTZ sampled LOW), also presets the BIST enable latch to disable BIST on both the transmit and receive channels.

All data and data-control information present at the TXD[7:0] and TXCT[1:0] inputs are ignored when BIST is active on the transmit channel.

Note

14. When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.



Serial Output Drivers

The serial interface output drivers use high-performance differential current mode logic (CML) to provide source-matched drivers for the transmission lines. These serial drivers accept data from the transmit shifter. These outputs have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or AC-coupled transmission lines.

When configured for local loop-back (LPEN = HIGH), the enabled serial drivers are configured to drive a static differential logic-1.

Each serial driver can be enabled or disabled through the BOE[1:0] inputs, as controlled by the OELE latch-enable signal. When OELE = HIGH, the signals present on the BOE[1:0] inputs are passed through the serial output enable latch to control the serial driver. The BOE[1:0] input with OUT1 \pm and OUT2 \pm driver is listed in Table 8.

Table 8. Output Enable, BIST, and Receive Channel EnableSignal Map

BOE Input	Output Controlled (OELE)	BIST Channel Enable (BISTLE)	Receive PLL Channel Enable (RXLE)
BOE[1]	OUT2±	Transmit	Х
BOE[0]	OUT1±	Receive	Receive

When OELE = HIGH and BOE[x] = HIGH, the associated serial driver is enabled to drive any attached transmission line. When OELE = HIGH and BOE[x] = LOW, the associated driver is disabled and internally configured for minimum power dissipation. If both serial drivers for the channel are disabled, the internal logic for the transmit channel is also configured for lowest power operation. When OELE returns LOW, the values present on the BOE[1:0] inputs are latched in the output enable latch, and remain there until <u>OELE</u> returns HIGH to open the latch again. A device reset (TRSTZ sampled LOW) clears this latch and disables both serial drivers.

Note. When both serial output drivers are disabled and a driver is re-enabled, the data on the serial drivers may not meet all timing specifications for up to $200 \ \mu$ s.

Transmit PLL Clock Multiplier

The transmit PLL clock multiplier accepts a character-rate or half-character-rate external clock at the REFCLK input, and multiples that clock by 10 or 20 (as selected by TXRATE) to generate a bit-rate clock for use by the transmit shifter. It also provides a character-rate clock used by the transmit path.

This clock multiplier PLL can accept a REFCLK input between 19.5 MHz and 150 MHz, however, this clock range is limited by the operating mode of the CYP(V)15G0101DXB clock multiplier (controlled by TXRATE) and by the level on the SPDSEL input.

When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of operation.

SPDSEL is a 3-level select^[15] (ternary) input that selects one of three operating ranges for the serial data outputs and inputs. The operating serial signaling-rate and allowable range of REFCLK frequencies are listed in Table 9.

SPDSEL	TXRATE	REFCLK Frequency (MHz)	Signaling Rate (MBaud)
LOW	1	Reserved	195–400
	0	19.5–40	
MID (Open)	1	20–40	400-800
	0	40–80	
HIGH	1	40–75	800–1500
	0	80–150	

The REFCLK \pm input is a differential input with each input internally biased to 1.4 V. If the REFCLK+ input is connected to a TTL, LVTTL, or LVCMOS clock source, the input signal is recognized when it passes through the internally biased reference point.

When both the REFCLK+ and REFCLK– inputs are connected, the clock source must be a differential clock. This can be either a differential LVPECL clock that is DC- or AC-coupled, or a differential LVTTL or LVCMOS clock.

By connecting the REFCLK– input to an external voltage source or resistive voltage divider, it is possible to adjust the reference point of the REFCLK+ input for alternate logic levels. When doing so, it is necessary to ensure that the 0 V-differential crossing point remains within the parametric range supported by the input.

CYP(V)15G0101DXB Receive Data Path

Serial Line Receivers

Two differential line receivers, IN1± and IN2±, are available for accepting serial data streams. The active serial line receiver is selected using the INSEL input. Both serial line receivers have differential inputs, and can accommodate wire interconnect and filtering losses or transmission line attenuation greater than 16 dB. For normal operation, these inputs should receive a signal of at least $V_{DIFFS} > 100$ mV, or 200-mV peak-to-peak differential. Each line receiver can be DC- or AC-coupled to +3.3 V powered fiber-optic interface modules (any ECL/PECL logic family, not limited to 100 K PECL) or AC-coupled to +5 V-powered optical modules. The common-mode tolerance of the receivers accommodates a wide range of signal termination voltages. Each receiver provides internal DC-restoration, to the center of the receiver's common mode range, for AC-coupled signals.

Note

^{15.} When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.



The local loop-back input (LPEN) allows the serial transmit data to be routed internally back to the clock and data recovery circuit. When configured for local loop-back, the transmit serial driver outputs are forced to output a differential logic-1. This prevents local diagnostic patterns from being broadcast to attached remote receivers.

Signal Detect/Link Fault

Each selected line receiver (i.e., that routed to the clock and data recovery PLL) is simultaneously monitored for

- analog amplitude above limit specified by SDASEL
- transition density greater than specified limit
- range controller reports the received data stream within normal frequency range (±1500 ppm)^[16]
- receive channel enabled.

All of these conditions must be valid for the signal detect block to indicate a valid signal is present. This status is presented on the LFI (link fault indicator) output.

Analog Amplitude

While most signal monitors are based on fixed constants, the analog amplitude level detection is adjustable to allow operation with highly attenuated signals, or in high-noise environments. This adjustment is made through the SDASEL signal, a 3-level select^[17] (ternary) input, which sets the trip point for the detection of a valid signal at one of three levels, as listed in Table 10.

The analog signal detect monitor is active for the present line receiver, as selected by the INSEL input. When configured for local loop-back (LPEN = HIGH), the analog signal detect monitor is disabled.

Transition Density

The transition detection logic checks for the absence of any transitions spanning greater than six transmission characters (60-bits). If no transitions are present in the data received (within the referenced period), the transition detection logic asserts LFI. The LFI output remains asserted until at least one transition is detected in each of three adjacent received characters.

Table 10. Analog Amplitude Detect Valid Signal Levels^[18]

1	SDASEL	Typical Signal with Peak Amplitudes Above
	LOW	140-mV p-p differential
	MID (Open)	280-mV p-p differential
	HIGH	420-mV p-p differential

Range Control

The clock/data recovery (CDR) circuit includes logic to monitor the frequency of the phase-locked loop (PLL) voltage controlled oscillator (VCO) used to sample the incoming data stream. This logic ensures that the VCO operates at, or near the rate of the incoming data stream for two primary cases:

- when the incoming data stream resumes after a time in which it has been "missing."
- when the incoming data stream is outside the acceptable frequency range.

To perform this function, the frequency of the VCO is periodically sampled and compared to the frequency of the REFCLK input. If the VCO is running at a frequency beyond $\pm 1500 \text{ ppm}^{[16]}$ as defined by the reference clock frequency, it is periodically forced to the correct frequency (as defined by REFCLK, SPDSEL, and TXRATE) and then released in an attempt to lock to the input data stream. The sampling and relock period of the range control is calculated as follows: RANGE CONTROL SAMPLING PERIOD = (REFCLKPERIOD) × (16000).

During the time that the range control forces the PLL VCO to run at REFCLK × 10 (or REFCLK × 20 when TXRATE = HIGH) rate, the LFIx output will be asserted LOW. While the PLL is attempting to re-lock to the incoming data stream, LFIx may be either HIGH or LOW (depending on other factors such as transition density and amplitude detection) and the recovered byte clock (RXCLK) may run at an incorrect rate (depending on the quality or existence of the input serial data stream). After a valid serial data stream is applied, it may take up to one RANGE CONTROL SAMPLING PERIOD before the PLL locks to the input data stream, after which LFIx should be HIGH.

Receive Channel Enabled

The CYP(V)15G0101DXB receive channel can be enabled and disabled through the BOE[0] input, as controlled by the RXLE latch-enable signal. When RXLE = HIGH, the signal present on the BOE[0] input is passed through the receive channel enable latch to control the PLL and logic of the receive channel. The BOE[1:0] input functions are listed in Table 8.

When RXLE = HIGH and BOE[0] = HIGH, the receive channel is enabled to receive and recover a serial stream from the line receiver. When RXLE = HIGH and BOE[0] = LOW, the receive channel is disabled and internally configured for minimum power dissipation. When disabled, the channel indicates a constant LFI output. When RXLE returns LOW, the values present on the BOE[1:0] inputs are latched in the Receive Channel Enable Latch, and remain there until RXLE returns HIGH to open the latch again.^[19]

Notes

16. REFCLK has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. REFCLK must be within ±1500 PPM (±0.15%) of the remote transmitter's PLL reference (REFCLK) frequency. Although transmitting to a HOTLink II receiver necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500-PPM, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard. For example, to be IEEE 802.3z Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within ±100 PPM.

18. The peak amplitudes listed in this table are for typical waveforms that have generally 3–4 transitions for every ten bits. In a worse case environment the signals may have a sign-wave appearance (highest transition density with repeating 0101...). Signal peak amplitudes levels within this environment type could increase the values in the table above by approximately 100 mV.

19. When a disabled receive channel is reenabled, the status of the LFI output and data on the parallel outputs may be indeterminate for up to 2 ms.

^{17.} When REFCLK is configured for half-rate operation (TXRATE = HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.

Clock/Data Recovery

The extraction of a bit-rate clock and recovery of bits from a received serial stream is performed by a CDR block within the receive channel. The clock extraction function is performed by a high-performance embedded PLL that tracks the frequency of the transitions in the incoming bit stream and aligns the phase of the internal bit-rate clock to the transitions in the serial data stream.

The CDR accepts a character-rate (bit-rate \div 10) or half-character-rate (bit-rate \div 20) reference clock from the REFCLK input. This REFCLK input is used to

- ensure that the VCO (within the CDR) is operating at the correct frequency
- reduce PLL acquisition time
- Imit unlocked frequency excursions of the CDR VCO when there is no input data present at the selected serial line receiver.

Regardless of the type of signal present, the CDR will attempt to recover a data stream from it. If the frequency of the recovered data stream is outside the limits of the range control monitor, the CDR will switch to track REFCLK instead of the data stream. Once the CDR output (RXCLK) frequency returns back close to REFCLK frequency, the CDR input will be switched back to track the input data stream. In case no data is present at the input, this switching behavior may result in brief RXCLK frequency excursions from REFCLK. However, the validity of the input data stream is indicated by the LFIx output. The frequency of REFCLK is required to be within \pm 1500 ppm^[20] of the frequency of the clock that drives the REFCLK input of the remote transmitter to ensure a lock to the incoming data stream.

For systems using multiple or redundant connections, the LFI output can be used to select an alternate data stream. When an LFI indication is detected, external logic can toggle selection of the IN1 \pm and IN2 \pm inputs through the INSEL input. When a port switch takes place, it is necessary for the receive PLL to reacquire the new serial stream and frame to the incoming character boundaries.

Deserializer/Framer

Each CDR circuit extracts bits from the serial data stream and clocks these bits into the shifter/framer at the bit-clock rate. When enabled, the framer examines the data stream, looking for one or more comma or K28.5 characters at all possible bit positions. The location of these characters in the data stream are used to determine the character boundaries of all following characters.

Framing Character

The CYP(V)15G0101DXB allows selection of two combinations of framing characters to support requirements of different interfaces. The selection of the framing character is made through the FRAMCHAR input.

The specific bit combinations of these framing characters are listed in Table 11. When the specific bit combination of the selected framing character is detected by the framer, the boundaries of the characters present in the received data stream are known.

Table 11.	Framing	Character	Selector
-----------	---------	-----------	----------

FRAMCHAR	Bits Detected in Framer		
Inamonan	Character Name	Bits Detected	
LOW	Reserved for test		
MID (Open)	Comma+ Comma–	00111110XX ^[21] or 11000001XX	
HIGH	–K28.5 +K28.5	0011111010 or 1100000101	

Framer

The framer operates in one of three different modes, as selected by the RFMODE input. In addition, the framer itself may be enabled or disabled through the RFEN input. When RFEN = LOW, the framer is disabled, and no combination of bits in a received data stream will alter the character boundaries. When RFEN = HIGH, the framer-mode selected by RFMODE is enabled.

When RFMODE = LOW, the low-latency framer is selected. This framer operates by stretching the recovered character clock until it aligns with the received character boundaries. In this mode, the framer starts its alignment process on the first detection of the selected framing character. To reduce the impact on external circuits that make use of a recovered clock, the clock period is not stretched by more than two bit-periods in any one clock cycle. When operated with a character-rate output clock (RXRATE = LOW), the output of properly framed characters may be delayed by up to nine character. When operated with a half-character-rate output clock (RXRATE = LOW), the output clock (RXRATE = HIGH), the output of properly framed characters may be delayed by up to 14 character-clock cycles from the detection of the selected framing character. [²²]

Notes

20. REFCLK has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. REFCLK must be within ±1500 ppm (±0.15%) of the remote transmitter's PLL reference (REFCLK) frequency. Although transmitting to a HOTLink II receiver necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500 ppm, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard. For example, to be IEEE 802.3z Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within ±100 ppm.

21. The standard definition of a Comma contains only seven bits. However, since all valid Comma characters within the 8B/10B character set also have the 8th bit as an inversion of the 7th bit, the compare pattern is extended to a full eight bits to reduce the possibility of a framing error.

22. When receive BIST is enabled on a channel, the low-latency framer must not be enabled. The BIST sequence contains an aliased K28.5 framing character, which would cause the receiver to update its character boundaries incorrectly.



When RFMODE = MID (open), the Cypress-mode multi-byte framer is selected. The required detection of multiple framing characters makes the link much more robust to incorrect framing due to aliased framing characters in the data stream. In this mode, the framer does not adjust the character clock boundary, but instead aligns the character to the already recovered character clock. This ensures that the recovered clock does not contain any significant phase changes or hops during normal operation or framing, and allows the recovered clock to be replicated and distributed to other external circuits or components using PLL-based clock distribution elements. In this framing mode, the character is detected at least twice within a span of 50-bits, with both instances on identical 10-bit character boundaries.

When RFMODE = HIGH, the alternate-mode multi-byte framer is enabled. Like the Cypress-mode multi-byte framer, multiple framing characters must be detected before the character boundary is adjusted. In this mode, the framer does not adjust the character clock boundary, but instead aligns the character to the already recovered character clock. In this mode, the data stream must contain a minimum of four of the selected framing characters, received as consecutive characters, on identical 10-bit boundaries, before character framing is adjusted.

Framing is enabled when RFEN = HIGH. If RFEN = LOW, the framer is disabled. When the framer is disabled, no changes are made to the recovered character boundary, regardless of the presence of framing characters in the data stream.

10B/8B Decoder Block

The decoder logic block performs three primary functions:

- decoding the received transmission characters back into data and special character codes
- comparing generated BIST patterns with received characters to permit at-speed link and device testing
- generation of ODD parity on the decoded characters.

10B/8B Decoder

The framed parallel output of the deserializer shifter is passed to the 10B/8B decoder where, if the decoder is enabled (DECMODE \neq LOW), it is transformed from a 10-bit transmission character back to the original data and special character codes. This block uses the 10B/8B decoder patterns in *Table 20* and *Table 21* of this data sheet. Valid data characters are indicated by a 000b bit-combination on the RXST[2:0] status bits, and special character codes are indicated by a 001b bit-combination on these same status outputs. Framing characters, invalid patterns, disparity errors, and synchronization status are presented as alternate combinations of these status bits.

The 10B/8B decoder operates in two normal modes, and can also be bypassed. The operating mode for the decoder is controlled by the DECMODE input.

When DECMODE = LOW, the decoder is bypassed and raw 10-bit characters are passed to the output register. In this mode, the receive elasticity buffers are bypassed, and RXCKSEL must be MID.

When DECMODE = MID (or open), the 10-bit transmission characters are decoded using *Table 20* and *Table 21*. Received special code characters are decoded using the Cypress column of Table 21.

When DECMODE = HIGH, the 10-bit transmission characters are decoded using *Table 20* and *Table 21*. Received special code characters are decoded using the alternate column of Table 21.

Receive BIST Operation

The receiver interface contains an internal pattern generator that can be used to validate both device and link operation. This generator is enabled by the BOE[0] signal as listed in Table 8 (when the BISTLE latch enable input is HIGH). When enabled, a register in the receive channel becomes a pattern generator and checker by logically converting to a linear feedback shift register (LFSR). This LFSR generates a 511-character sequence that includes all data and special character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached transmitter. If the receive channels are configured for REFCLK clocking (RXCKSEL = LOW), each pass is preceded by a 16-character Word Sync Sequence.

When synchronized with the received data stream, the receiver checks each character in the decoder with each character generated by the LFSR and indicates compare errors and BIST status at the RXST[2:0] bits of the output register.

When the BISTLE signal is HIGH, if the BOE[0] input is LOW the BIST generator/checker in the receive channel is enabled (and if BOE[1] = LOW the BIST generator in the transmit channel is enabled). When BISTLE returns LOW, the values of the BOE[1:0] signals are captured in the BIST enable latch. These values remain in the BIST enable latch until BISTLE is returned high to open the latch again. All captured signals in the BIST enable latch <u>are set</u> HIGH (i.e., BIST is disabled) following a device reset (TRSTZ is sampled LOW).

When BIST is first recognized as being enabled in the receiver, the LFSR is preset to the BIST-loop start-code of D0.0. This D0.0 character is sent only once per BIST loop. The status of the BIST progress and any character mismatches is presented on the RXST[2:0] status outputs.

Code rule violations or running disparity errors that occur as part of the BIST loop do not cause an error indication. RXST[2:0] indicates 010b or 100b for one character period per BIST loop to indicate loop completion. This status can be used to check test pattern progress. These same status values are presented when the decoder is bypassed and BIST is enabled on the receive channel.

The status reported on RXST[2:0] by the BIST state machine are listed in Table 16. When receive BIST is enabled, the same status is reported on the receive status outputs regardless of the state of DECMODE.

The specific patterns checked by each receiver are described in detail in the Cypress application note *HOTLink Built-In Self-test*. The sequence compared by the CYP(V)15G0101DXB is identical to that in the CY7B933 and CY7C924DX, allowing interoperable systems to be built when used at compatible serial signaling rates.



If the number of invalid characters received ever exceeds the number of valid characters by 16, the receive BIST state machine aborts the compare operations and resets the LFSR to the D0.0 state to look for the start of the BIST sequence again.

When the receive paths are configured for REFCLK clocking (RXCKSEL = LOW), each pass must be preceded by a 16-character Word Sync Sequence to allow output buffer alignment and management of clock frequency variations. This is automatically generated by the transmitter when its local RXCKSEL = LOW.

The BIST state machine requires the characters to be correctly framed for it to detect the BIST sequence. If the low-latency framer is enabled (RFMODE = LOW), the framer will misalign to an aliased framing character within the BIST sequence. If the alternate-mode multi-byte framer is enabled (RFMODE = HIGH) and the receiver outputs are clocked relative to a recovered clock (RXCKSEL = MID), it is necessary to frame the receiver before BIST is enabled. If the receiver outputs are clocked relative to REFCLK (RXCKSEL = LOW), the transmitter precedes every 511 character BIST sequence with a 16-character Word Sync Sequence.

Receive Elasticity Buffer

The receive channel contains an elasticity buffer that is designed to support multiple clocking modes. This buffer allows data to be read using an elasticity buffer read-clock that is asynchronous in both frequency and phase from the elasticity buffer write clock, or to use a read clock that is frequency coherent but with uncontrolled phase relative to the elasticity buffer write clock.

The elasticity buffer is 10 characters deep, and supports a 12-bit-wide data path. It is capable of supporting a decoded character, three status bits, and a parity bit for each character present in the buffer. The write clock for this buffer is always the recovered clock for the read channel.

The read clock for the elasticity buffer can be set to character-rate REFCLK (RXCKSEL = LOW and DECMODE \neq LOW). The write clock for the elasticity buffer is always recovered clock.

When RXCKSEL = LOW, the receive channel is clocked by REFCLK. The RXCLK \pm and RXCLKC+ outputs present buffered and delayed forms of REFCLK. In this mode, the receive elasticity buffer is enabled. For REFCLK clocking, the elasticity buffer must be able to insert K28.5 characters and delete framing characters as appropriate. The elasticity buffer is bypassed whenever the decoder is bypassed (DECMODE = LOW). When the decoder and elasticity buffer are bypassed, RXCKSELx must be set to MID. When RXCKSEL = MID (or open), the receive channel output register is clocked by the recovered clock.

The insertion of a K28.5 or deletion of a framing character can occur at any time. However, the actual timing on these insertions and deletions is controlled in part by the how the transmitter sends its data. Insertion of a K28.5 character can only occur when the receiver has a framing character in the elasticity buffer. Likewise, to delete a framing character, one must also be present in the elasticity buffer. To prevent an elasticity buffer overflow or underflow in the receive channel, a minimum density of framing characters must be present in the received data stream.

Prior to reception of valid data, at least one Word Sync Sequence (or at least four framing characters) must be received to allow the receive elasticity buffer to be centered. The elasticity buffer may also be centered by a device reset operation initiated through the TRSTZ input. However, following such an event, the CYP(V)15G0101DXB will normally require a framing event before it will correctly decode characters.

Receive Modes

The operating mode of the receive path is set through the RXMODE input. The 'Reserved for test' setting (RXMODE = M) is not allowed, even if the receiver is not being used, as it will stop normal function of the device. When the decoder is disabled, the RXMODE setting is ignored as long as it is not a test mode. These modes determine the RXST status reporting. The different receive modes are listed in Table 12.

Table 12.	Receive O	perating	Modes
-----------	------------------	----------	-------

RX Mode		
Mode Number	RXMODE	RXST Status Reporting
0	L	Status A
1	М	Reserved for test
2	Н	Status B

Power Control

The CYP(V)15G0101DXB supports user control of the powered up or down state of the transmit and receive channel. The receive channel is controlled by the RXLE signal and the values present on the BOE[1:0] bus. The transmit channel is controlled by the OELE signal and the values present on the BOE[1:0] bus. If either the transmit or the receive channel is not used, then powering down the unused channel will save power and reduce system heat generation. Controlling system power dissipation will improve the system performance.

Receive Channel

When RXLE = HIGH, the signal on the BOE[0] input directly controls the power enable for the receive PLL and the analog circuit. When BOE[0] = HIGH, the receive channel and its analog circuits are active. When BOE[0] = LOW, the receive channel and its analog circuits are powered down. When RXLE returns LOW, the values present on the BOE[1:0] inputs are latched in the receive channel enable latch. When a disabled receive channel is re-enabled, the status of the LFI output and data on the parallel outputs for the receive channel may be indeterminate for up to 2 ms.

Transmit Channel

When OELE = HIGH, the signals on the BOE[1:0] inputs directly control the power enables for the serial drivers. When a BOE[1:0] input is HIGH, the associated serial driver is enabled. When a BOE[1:0] input is LOW, the associated serial driver is disabled. When both serial drivers are powered down, the logic in the entire transmit channel is also powered down. When OELE returns LOW, the values present on the BOE[1:0] inputs are latched in the output enable latch.

Device Reset State

When the CYP(V)15G0101DXB is reset by assertion of TRSTZ, both the transmit enable and receive enable latches are cleared, and the BIST enable latch is preset. In this state, the transmit and receive channels are disabled, and BIST is disabled.



Following a device reset, it is necessary to enable the transmit and receive channels for normal operation. This can be done by sequencing the appropriate values on the BOE[1:0] inputs while the OELE and RXLE signals are raised and lowered. For systems that do not require dynamic control of power, or want the part to power-up in a fixed configuration, it is also possible to strap the RXLE and OELE control signals HIGH to permanently enable their associated latches. Connection of the associated BOE[1:0] signals to a stable HIGH will then <u>enable the</u> transmit and receive channels as soon as the TRSTZ signal is deasserted.

Output Bus

The receive channel presents a 12-signal output bus consisting of

- an eight-bit data bus
- a three-bit status bus
- a parity bit.

The bit assignments of the Data and Status are dependent on the setting of DECMODE. This mapping is shown in Table 13.

Table 13.	Output	Register	Bit	Assignments ^[23]
-----------	--------	----------	-----	-----------------------------

Signal Name	DECMODE = LOW	DECMODE = MID or HIGH
RXST[2] (LSB)	COMDET	RXST[2]
RXST[1]	DOUT[0]	RXST[1]
RXST[0]	DOUT[1]	RXST[0]
RXD[0]	DOUT[2]	RXD[0]
RXD[1]	DOUT[3]	RXD[1]
RXD[2]	DOUT[4]	RXD[2]
RXD[3]	DOUT[5]	RXD[3]
RXD[4]	DOUT[6]	RXD[4]
RXD[5]	DOUT[7]	RXD[5]
RXD[6]	DOUT[8]	RXD[6]
RXD[7] (MSB)	DOUT[9]	RXD[7]

When the 10B/8B decoder is bypassed (DECMODE = LOW), the framed 10-bit character is presented to the receiver output register, along with a status output (COMDET) indicating if the

character in the output register is one of the selected framing characters. The bit usage and mapping of the external signals to the raw 10B transmission character is shown in Table 14.

Table 14.	Decoder I	Bypass Mo	ode (DECMO	DE = LOW
-----------	-----------	-----------	------------	----------

Signal Name	Bus Weight	10B Name
RXST[2] (LSB)	COMDET	
RXST[1]	2 ⁰	а
RXST[0]	2 ¹	b
RXD[0]	2 ²	С
RXD[1]	2 ³	d
RXD[2]	2 ⁴	e
RXD[3]	2 ⁵	i
RXD[4]	2 ⁶	f
RXD[5]	2 ⁷	g
RXD[6]	2 ⁸	h
RXD[7] (MSB)	2 ⁹	j

The COMDET output is HIGH when the character in the output register contains the selected framing character at the proper character boundary, and LOW for all other bit combinations.

When the low-latency framer and half-rate receive port clocking is also enabled (RFMODE = LOW, RXRATE = HIGH, and RXCKSEL = MID), the framer will stretch the recovered clock to the nearest 20-bit boundary such that the rising edge of RXCLK+ occurs when COMDET = HIGH in the output register.

When the Cypress or alternate-mode framer is enabled and half-rate receive port clocking is also enabled (RFMODE \neq LOW and RXRATE = HIGH), the output clock is not modified when framing is detected, but a single pipeline stage may be added or subtracted from the data stream by the framer logic such that the rising edge of RXCLK+ occurs when COMDET = HIGH in the output register. This adjustment only occurs when the framer is enabled (RFEN = HIGH). When the framer is disabled, the clock boundaries are not adjusted, and COMDET may be asserted during the rising edge of RXCLK– (if an odd number of characters were received following the initial framing).



Parity Generation

In addition to the eleven data and status bits that are presented, an RXOP parity output is also available. This allows the CYP(V)15G0101DXB to support ODD parity generation. To handle a wide range of system environments, the CYP(V)15G0101DXB supports different forms of parity generation (in addition to no parity). When the decoder is enabled (DECMODE \neq LOW), parity can be generated on

- the RXD[7:0] character
- the RXD[7:0] character and RXST[2:0] status.

When the decoder is bypassed (DECMODE = LOW), parity can be generated on

- the RXD[7:0] and RXST[1:0] bits
- the RXD[7:0] and RXST[2:0] bits.

These modes differ in the number of bits which are included in the parity calculation. For all cases, only ODD parity is provided which ensures that at least one bit of the data bus is always a logic-1. Those bits covered by parity generation are listed in Table 15.

Parity generation is enabled through the 3-level select PARCTL input. When PARCTL = LOW, parity checking is disabled, and the RXOP output is disabled (high Z).

	Receive Parity Generate Mode (PARCTL)			
Signal	10.41	MID		
Name	LOW ^[24]	DECMODE = LOW	DECMODE ≠ LOW	HIGH
RXST[2]				X ^[25]
RXST[1]		Х		Х
RXST[0]		Х		Х
RXD[0]		Х	Х	Х
RXD[1]		Х	Х	Х
RXD[2]		Х	Х	Х
RXD[3]		Х	Х	Х
RXD[4]		Х	Х	Х
RXD[5]		Х	Х	Х
RXD[6]		Х	Х	Х
RXD[7]		Х	Х	Х

When PARCTL = MID (open) and the decoder is enabled (DECMODE \neq LOW), ODD parity is generated for the received and decoded character in the RXD[7:0] signals and is presented on the RXOP output.

When PARCTL = MID (open) and the decoder is bypassed (DECMODE = LOW), ODD parity is generated for the received and decoded character in the RXD[7:0] and RXST[1:0] bit positions.

When PARCTL = HIGH, ODD parity is generated for the TXD[7:0] and the RXST[2:0] status bits.

Receive Status Bits

When the 10B/8B decoder is enabled (DECMODE \neq LOW), each character presented at the output register includes three associated status bits. These bits are used to identify

- if the contents of the data bus are valid
- the type of character present
- the state of receive BIST operations (regardless of the state of DECMODE)
- character violations.

These conditions normally overlap; for example, a valid data character received with incorrect running disparity is not reported as a valid data character. It is instead reported as a decoder violation of some specific type. This implies a hierarchy or priority level to the various status bit combinations. The hierarchy and value of each status is listed in Table 16.

Within these status decodes, there are three forms of status reporting. The two normal or data status reporting modes (Type A and Type B) are selectable through the RXMODE input. These status types allow compatibility with legacy systems, while allowing full reporting in new systems. The third status type is used for reporting receive BIST status and progress.

BIST Status State Machine

When the receive path is enabled to look for and compare the received data stream with the BIST pattern, the RXST[2:0] bits identify the present state of the BIST compare operation.

The BIST state machine has multiple states, as shown in

Figure 2 on page 24 and Table 16. When the receive PLL detects an out-of-lock condition, the BIST state is forced to the Start-of-BIST state, regardless of the present state of the BIST state machine. If the number of detected errors ever exceeds the number of valid matches by greater than 16, the state machine is forced to the WAIT_FOR_BIST state where it monitors the interface for the first character (D0.0) of the next BIST sequence. Also, if the elasticity buffer ever hits and overflow/underflow condition, the status is forced to the BIST_START until the buffer is re-centered (approximately nine character periods).

To ensure compatibility between the source and destination systems when operating in BIST, the sending and receiving ends of the BIST sequence must use the same clock setup (RXCKSEL = MID or RXCKSEL = LOW).

Notes

^{24.} Receive path parity output driver (RXOP) is disabled (high Z) when PARCTL = LOW.

^{25.} When the decoder is bypassed (DECMODE = LOW) and BIST is not enabled (Receive BIST latch output is HIGH), RXST[2] is driven to a logic-0, except when the character in the output buffer is a framing character.



JTAG Support

The CYP(V)15G0101DXB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, only boundary scan is supported. This capability is present only on the LVTTL inputs, LVTTL outputs and the REFCLK \pm clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain.

JTAG ID

The JTAG device ID for the $\mbox{CYP}(V)15G0101\mbox{DXB}$ is "1C804069"x.


3-Level Select Inputs


Each 3-level select input reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11, respectively.

		Description		
RXST[2:0]	Priority	Type-A Status	Type-B Status	Receive BIST Status (Receive BIST = Enabled)
000	7	Normal character received. The va meets all the formatting requirements		BIST data compare. Character compared correctly
001	7	Special code detected . The valid specall the formatting requirements of the Table 21, but is not the presently seleviolation indication.	ne special code characters listed in	Character compared correctly
010	2	Receive elasticity buffer Underrun/Overrun error. The receive buffer was not able to add/drop a K28.5 or framing character.	RESERVED	BIST last good. Last character of BIST sequence detected and valid.
011	5	Framing character detected. This inc patterns identified as a framing charac detected. The decoded value of this cl	ter (as selected by FRAMCHAR) was	RESERVED
100	4	Codeword violation . The character of indicates that the received character of character.	n the output bus is a C0.7. This cannot be decoded into any valid	BIST last bad. Last character of BIST sequence detected invalid.
101	1	PLL out of lock. This indicates a PLL	out of lock condition.	BIST start . Receive BIST is enabled on this channel, but character compares have not yet commenced. This also indicates a PLL out of lock condition, and elasticity buffer overflow/underflow conditions.
110	6	Running disparity error . The character on the output bus is a C4.7, C1.7, or C2.7.		BIST error . While comparing characters, a mismatch was found in one or more of the decoded character bits.
111	3	RESERVED		BIST wait . The receiver is comparing characters. but has not yet found the start of BIST character to enable the LFSR.

Table 16. Receive Character Status Bits









Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage to ground potential0.5 V to +3.8 V
DC voltage applied to LVTTL outputs in high Z State0.5 V to V_{CC} + 0.5 V
Output current into LVTTL outputs (LOW) 60 mA
DC input voltage –0.5 V to V _{CC} + 0.5 V

Static discharge voltage	. > 2000 V
(per MIL-STD-883, method 3015)	
Latch-up current	> 200 mA

Power-up Requirements

The CYP(V)15G0101DXB requires one power-supply. The voltage on any input or I/O pin cannot exceed the power pin during power-up.

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0 °C to +70 °C	+3.3 V ± 5%
Industrial	–40 °C to +85 °C	+3.3 V ± 5%

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	Min	Max	Unit
LVTTL-com	patible Outputs		•		
V _{OHT}	Output HIGH voltage	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	V _{CC}	V
V _{OLT}	Output LOW voltage	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	0	0.4	V
I _{OST}	Output short circuit current	$V_{OUT} = 0V^{[26]}$	-20	-100	mA
I _{OZL}	High Z output leakage current		-20	20	μA
LVTTL-com	patible Inputs	•	·		
V _{IHT}	Input HIGH voltage		2.0	V _{CC} + 0.3	V
V _{ILT}	Input LOW voltage		-0.5	0.8	V
I _{IHT}	Input HIGH current	REFCLK Input, V _{IN} = V _{CC}	-	1.5	mA
		Other Inputs, $V_{IN} = V_{CC}$	-	+40	μA
I _{ILT}	Input LOW current	REFCLK Input, V _{IN} = 0.0 V	-	-1.5	mA
		Other Inputs, V _{IN} = 0.0 V	-	-40	μA
I _{IHPDT}	Input HIGH current with internal pull-down	$V_{IN} = V_{CC}$	-	+200	μA
I _{ILPUT}	Input LOW current with internal pull-up	V _{IN} = 0.0 V	-	-200	μA
	its: REFCLK±	•	·		
V _{DIFF} ^[27]	Input differential voltage		400	V _{CC}	mV
V _{IHHP}	Highest input HIGH voltage		1.2	V _{CC}	V
V _{ILLP}	Lowest input LOW voltage		0.0	V _{CC} / 2	V
V _{COMREF} ^[28]	Common mode range		1.0	V _{CC} – 1.2	V
3-Level Inpu	its	•	·		
V _{IHH}	3-level input HIGH voltage	$Min \le V_{CC} \le Max$	0.87 × V _{CC}	V _{CC}	V
V _{IMM}	3-level input MID voltage	$Min \le V_{CC} \le Max$	0.47 × V _{CC}	$0.53 \times V_{CC}$	V
V _{ILL}	3-level input LOW voltage	$Min \le V_{CC} \le Max$	0.0	$0.13 \times V_{CC}$	V
I _{IHH}	Input HIGH current	$V_{IN} = V_{CC}$	-	200	μA
I _{IMM}	Input MID current	$V_{IN} = V_{CC}/2$	-50	50	μA
I _{ILL}	Input LOW current	V _{IN} = GND	-	-200	μA
Differential	CML Serial Outputs: OUT1±, OUT2±				
V _{OHC}	Output HIGH voltage (V _{CC} referenced)	100 Ω differential load	V _{CC} – 0.5	V _{CC} -0.2	V
		150 Ω differential load	V _{CC} – 0.5		V

Notes

26. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.

27. This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the

High a true (+) input is more positive than the complement (-) input. A logic-0 exists when the complement (-) input is more positive than true (+) input.
 The common mode range defines the allowable range of REFCLK+ and REFCLK- when REFCLK+ = REFCLK-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.