



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Dual-channel HOTLink II™ Transceiver

Features

- Second-generation HOTLink® technology
- Compliant to multiple standards
 - ESCON, DVB-ASI, Fibre Channel and Gigabit Ethernet (IEEE802.3z)
 - CPRI™ compliant
 - CYW15G0201DXB compliant to OBSAI-RP3
 - CYV15G0201DXB compliant to SMPTE 259M and SMPTE 292M
 - 8B/10B encoded or 10-bit unencoded data
- Dual channel transceiver operates from 195 to 1500 MBaud serial data rate
 - CYW15G0201DXB operates from 195 to 1540 MBaud serial data rate
 - Aggregate throughput of 6 GBits/second
- Selectable parity check/generate
- Selectable dual-channel bonding option
 - One 16-bit channels
- Skew alignment support for multiple bytes of offset
- Selectable input/output clocking options
- MultiFrame™ Receive Framer
 - Bit and Byte alignment
 - Comma or full K28.5 detect
 - Single- or multi-byte framer for byte alignment
 - Low-latency option
- Synchronous LVTTTL parallel interface
- Internal phase-locked loops (PLLs) with no external PLL components
- Optional Phase-Align Buffer in transmit path
- Optional Elasticity Buffer in receive path
- Dual differential PECL-compatible serial inputs per channel
 - Internal DC-restoration
- Dual differential PECL-compatible serial outputs per channel
 - Source matched for 50Ω transmission lines
 - No external bias resistors required
 - Signaling-rate controlled edge-rates
- Compatible with
 - Fiber-optic modules
 - Copper cables
 - Circuit board traces
- JTAG boundary scan
- Built-In Self-Test (BIST) for at-speed link testing
- Per-channel Link Quality Indicator
 - Analog signal detect
 - Digital signal detect
- Low power 1.8W @ 3.3V typical
- Single 3.3V supply
- 196-ball BGA
- Pb-Free package option available
- 0.25μ BiCMOS technology

Functional Description

The CYP(V)15G0201DXB^[1] Dual-channel HOTLink II™ Transceiver is a point-to-point or point-to-multipoint communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195- to 1500-MBaud per serial link.

The CYV15G0201DXB satisfies the SMPTE 259M and SMPTE 292M compliance as per the EG34-1999 Pathological Test Requirements.




Figure 1. HOTLink II™ System Connections

Note:

1. CYV15G0201DXB refers to SMPTE 259M and SMPTE 292M compliant devices. CYW15G0201DXB refers to OBSAI RP3 compliant devices (maximum operating data rate is 1540 MBaud). CYP15G0201DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements and also OBSAI RP3 operating data rate of 1536 MBaud. CYP(V)(W)15G0201DXB refers to all three devices.



The CYW15G0201DXB^[1] operates from 195 to 1540 MBaud, which includes operation at the OBSAI RP3 datarate of both 1536 MBaud and 768 MBaud.

The two channels may be combined to allow transport of wide buses across significant distances with minimal concern for offsets in clock phase or link delay. Each transmit channel accepts parallel characters in an Input Register, encodes each character for transport, and converts it to serial data. Each receive channel accepts serial data and converts it to parallel data, decodes the data into characters, and presents these characters to an Output Register. *Figure 1* illustrates typical connections between independent host systems and corresponding CYP(V)(W)15G0201DXB parts. As a second-generation HOTLink device, the CYP(V)(W)15G0201DXB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data, command, and BIST) with other HOTLink devices.

The transmit (TX) section of the CYP(V)(W)15G0201DXB Dual HOTLink II consists of two byte-wide channels that can be operated independently or bonded to form wider buses. Each channel can accept either 8-bit data characters or pre-encoded 10-bit transmission characters. Data characters are passed from the Transmit Input Register to an embedded 8B/10B Encoder to improve their serial transmission characteristics. These encoded characters are then serialized and output from dual Positive ECL (PECL) compatible differential transmission-line drivers at a bit-rate of either 10 or 20 times the input reference clock.

The receive (RX) section of the CYP(V)(W)15G0201DXB Dual HOTLink II consists of two byte-wide channels that can be operated independently or synchronously bonded for greater bandwidth. Each channel accepts a serial bit-stream from one of two PECL-compatible differential line receivers and, using a completely integrated PLL Clock Synchronizer, recovers the timing information necessary for data reconstruction. Each recovered bit-stream is deserialized and framed into characters, 8B/10B decoded, and checked for transmission

errors. Recovered decoded characters are then written to an internal Elasticity Buffer, and presented to the destination host system. The integrated 8B/10B Encoder/Decoder may be bypassed for systems that present externally encoded or scrambled data at the parallel interface.

For those systems using buses wider than a single byte, the two independent receive paths can be bonded together to allow synchronous delivery of data across a two-byte-wide (16-bit) path.

The parallel I/O interface may be configured for numerous forms of clocking to provide the highest flexibility in system architecture. In addition to clocking the transmit path interfaces from one of multiple sources, the receive interface may be configured to present data relative to a recovered clock or to a local reference clock.


Each transmit and receive channel contains independent Built-In Self-Test (BIST) pattern generators and checkers. This BIST hardware allows at-speed testing of the high-speed serial data paths in each transmit and receive section, and across the interconnecting links.

HOTLink II devices are ideal for a variety of applications where parallel interfaces can be replaced with high-speed, point-to-point serial links. Some applications include interconnecting backplanes on switches, routers, base-stations, servers and video transmission systems.

The CYV15G0201DXB is verified by testing to be compliant to all the pathological test patterns, documented in SMPTE EG34-1999 for both the SMPTE 259M and 292M signaling rates. The tests ensure that the receiver recovers data with no errors for the following patterns:

1. Repetitions of 20 ones and 20 zeros.
2. Single burst of 44 ones or 44 zeros.
3. Repetitions of 19 ones followed by 1 zero or 19 zeros followed by 1 one.

Transceiver Logic Block Diagram





Pin Configuration (Top View)^[2]

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	V _{CC}	INA2+	OUTA2-	V _{CC}	INA1+	OUTA1-	V _{CC}	V _{CC}	INB2+	OUTB2-	V _{CC}	INB1+	OUTB1-	V _{CC}
B	TDO	INA2-	OUTA2+	V _{CC}	INA1-	OUTA1+	NC	NC	INB2-	OUTB2+	V _{CC}	INB1-	OUTB1+	BOE[3]
C	NC	RFEN	V _{CC}	LPEN	RXLE	RXRATE	GND	GND	SPDSEL	PARCTL	RFMODE	V _{CC}	SDASEL	BOE[2]
D	V _{CC}	V _{CC}	NC	TXRATE	RXMODE[1]	RXMODE[0]	GND	GND	TCLK	TDI	INSELB	INSELA	V _{CC}	V _{CC}
E	BISTLE	FRAMCHAR	TXMODE[1]	TXMODE[0]	BOE[0]	BOE[1]	GND	GND	TXOPB	TXPERB	TXCKSEL	RXCKSEL	$\overline{\text{TRSTZ}}$	TMS
F	DECMODE	OELE	RXCLKC+	RXSTA[2]	RXSTA[1]	GND	GND	GND	GND	TXDB[4]	TXDB[3]	TXDB[2]	TXDB[1]	TXDB[0]
G	V _{CC}	NC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	NC	V _{CC}
H	V _{CC}	NC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	NC	V _{CC}
J	RXSTA[0]	RXOPA	RXDA[0]	RXDA[1]	RXDA[2]	GND	GND	GND	GND	TXCTB[0]	TXCTB[1]	TXDB[7]	TXDB[6]	TXDB[5]
K	RXDA[3]	RXDA[4]	RXDA[5]	RXDA[6]	TXDA[4]	TXCLKA	GND	GND	NC	RXOPB	RXCLKB+	RXCLKB-	$\overline{\text{LFIB}}$	TXCLKB
L	V _{CC}	V _{CC}	RXDA[7]	$\overline{\text{LFIA}}$	TXDA[3]	TXOPA	GND	GND	SCSEL	RXSTB[2]	RXSTB[1]	RXDB[7]	V _{CC}	V _{CC}
M	RXCLKA-	TXCTA[1]	V _{CC}	NC	TXDA[2]	TXPERA	GND	GND	$\overline{\text{TXRST}}$	NC	RXSTB[0]	V _{CC}	RXDB[5]	RXDB[6]
N	RXCLKA+	TXCTA[0]	TXDA[6]	V _{CC}	TXDA[1]	NC	NC	NC	REFCLK-	TXCLKO+	V _{CC}	RXDB[2]	RXDB[3]	RXDB[4]
P	V _{CC}	TXDA[7]	TXDA[5]	V _{CC}	TXDA[0]	NC	V _{CC}	V _{CC}	REFCLK+	TXCLKO-	V _{CC}	RXDB[1]	RXDB[0]	V _{CC}

Note:

- NC = Do not connect.



Pin Configuration (Bottom View)^[2]

14	13	12	11	10	9	8	7	6	5	4	3	2	1	
V _{CC}	OUTB1-	INB1+	V _{CC}	OUTB2-	INB2+	V _{CC}	V _{CC}	OUTA1-	INA1+	V _{CC}	OUTA2-	INA2+	V _{CC}	A
BOE[3]	OUTB1+	INB1-	V _{CC}	OUTB2+	INB2-	NC	NC	OUTA1+	INA1-	V _{CC}	OUTA2+	INA2-	TDO	B
BOE[2]	SDASEL	V _{CC}	RFMODE	PARCTL	SPDSEL	GND	GND	RXRATE	RXLE	LPEN	V _{CC}	RFEN	NC	C
V _{CC}	V _{CC}	INSELA	INSELB	TDI	TCLK	GND	GND	RXMODE[0]	RXMODE[1]	TXRATE	NC	V _{CC}	V _{CC}	D
TMS	$\overline{\text{TRSTZ}}$	RXCKSEL	TXCKSEL	TXPERB	TXOPB	GND	GND	BOE[1]	BOE[0]	TXMODE[0]	TXMODE[1]	FRAMCHAR	BISTLE	E
TXDB[0]	TXDB[1]	TXDB[2]	TXDB[3]	TXDB[4]	GND	GND	GND	GND	RXSTA[1]	RXSTA[2]	RXCLKC+	OELE	DECMODE	F
V _{CC}	NC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	NC	V _{CC}	G
V _{CC}	NC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	NC	V _{CC}	H
TXDB[5]	TXDB[6]	TXDB[7]	TXCTB[1]	TXCTB[0]	GND	GND	GND	GND	RXDA[2]	RXDA[1]	RXDA[0]	RXOPA	RXSTA[0]	J
TXCLKB	$\overline{\text{LFIB}}$	RXCLKB-	RXCLKB+	RXOPB	NC	GND	GND	TXCLKA	TXDA[4]	RXDA[6]	RXDA[5]	RXDA[4]	RXDA[3]	K
V _{CC}	V _{CC}	RXDB[7]	RXSTB[1]	RXSTB[2]	SCSEL	GND	GND	TXOPA	TXDA[3]	$\overline{\text{LFIA}}$	RXDA[7]	V _{CC}	V _{CC}	L
RXDB[6]	RXDB[5]	V _{CC}	RXSTB[0]	NC	$\overline{\text{TXRST}}$	GND	GND	TXPERA	TXDA[2]	NC	V _{CC}	TXCTA[1]	RXCLKA-	M
RXDB[4]	RXDB[3]	RXDB[2]	V _{CC}	TXCLKO+	REFCLK-	NC	NC	NC	TXDA[1]	V _{CC}	TXDA[6]	TXCTA[0]	RXCLKA+	N
V _{CC}	RXDB[0]	RXDB[1]	V _{CC}	TXCLKO-	REFCLK+	V _{CC}	V _{CC}	NC	TXDA[0]	V _{CC}	TXDA[5]	TXDA[7]	V _{CC}	P



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver

Pin Name	I/O Characteristics	Signal Description
Transmit Path Data Signals		
TXPERA TXPERB	LVTTL Output, changes relative to REFCLK↑ ^[3]	<p>Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is enabled and a parity error is detected at the Encoder. This output is HIGH for one transmit character clock period to indicate detection of a parity error in the character presented to the Encoder.</p> <p>If a parity error is detected, the character in error is replaced with a C0.7 character to force a corresponding bad-character detection at the remote end of the link. This replacement takes place regardless of the encoded/non-encoded state of the interface.</p> <p>When BIST is enabled for the specific transmit channel, BIST progress is presented on these outputs. Once every 511 character times (plus a 16-character Word Sync Sequence when the receive channels are clocked by a common clock, i.e., RXCKSEL = LOW or HIGH), the associated TXPERx signal pulses HIGH for one transmit-character clock period (if RXCKSEL = MID) or seventeen transmit-character clock periods (if RXCKSEL = LOW or HIGH) to indicate a complete pass through the BIST sequence. For RXCKSEL = LOW or HIGH, if TXMODE[1:0] = LL, then no Word Sync Sequence is sent in BIST, and TXPERx pulses HIGH for one transmit-character clock period.</p> <p>These outputs also provide indication of a transmit Phase-Align Buffer underflow or overflow. When the transmit Phase-Align Buffers are enabled (TXCKSEL ≠ LOW, or TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is detected, TXPERx for the channel in error is <u>asserted</u> and remains asserted until either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to re-center the transmit Phase-Align Buffers.</p>
TXCTA[1:0] TXCTB[1:0]	LVTTL Input, synchronous, sampled by the selected TXCLKx↑ or REFCLK↑ ^[3]	<p>Transmit Control. These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL, and are passed to the Encoder or Transmit Shifter. They identify how the associated TXDx[7:0] characters are interpreted. When the Encoder is bypassed, these inputs are interpreted as data bits. When the Encoder is enabled, these inputs determine if the TXDx[7:0] character is encoded as Data, a Special Character code, or replaced with other Special Character codes. See <i>Table 1</i> for details.</p>
TXDA[7:0] TXDB[7:0]	LVTTL Input, synchronous, sampled by the selected TXCLKx↑ or REFCLK↑ ^[3]	<p>Transmit Data Inputs. These inputs are captured on the rising edge of the transmit interface clock (selected by TXCKSEL) and passed to the Encoder or Transmit Shifter.</p> <p>When the Encoder is enabled (TXMODE[1:0] ≠ LL), TXDx[7:0] specify the specific data or command character to be sent.</p> <p>When the Encoder is bypassed, these inputs are interpreted as data bits of the 10-bit input character. See <i>Table 1</i> for details.</p>
TXRST	LVTTL Input, asynchronous, internal pull-up, REFCLK↑ ^[3]	<p>Transmit Clock Phase Reset. Active LOW. When sampled LOW, the transmit Phase-align Buffers are allowed to adjust their data-transfer timing (relative to the selected input clock) to allow <u>clean</u> transfer of data from the Input Register to the Encoder or Transmit Shifter. When TXRST is sampled HIGH, the internal phase relationship between the associated TXCLKx and the internal character-rate clock is fixed and the device operates normally.</p> <p>When configured for half-rate REFCLK sampling of the <u>transmit</u> character stream (TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear Phase-align buffer faults caused by highly asymmetric REFCLK periods or REFCLKs with excessive cycle-to-cycle jitter. During this alignment period, one or more characters may be added to or <u>lost from</u> all the associated transmit paths as the transmit Phase-align Buffers are adjusted. TXRST must be sampled LOW by a minimum of two consecutive rising edges of REFCLK to ensure the reset operation is initiated correctly on all channels. This input is ignored when both TXCKSEL and TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations, TXRST should be <u>asserted</u> during device initialization to ensure proper operation of the Phase-align buffer. TXRST should be asserted after presence of a valid TXCLKx and after allowing enough time for the TXPLL to lock to the reference clock (as specified by parameter t_{TXLOCK}).</p>

Note:

- When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)

Pin Name	I/O Characteristics	Signal Description
SCSEL	LVTTL Input, synchronous, internal pull-down, sampled by TXCLKA↑ or REFCLK↑ [3]	Special Character Select. Used in some transmit modes along with TXCTx[1:0] to encode special characters or to initiate a Word Sync Sequence. When the transmit paths are configured for independent inputs clocks (TXCKSEL = MID), SCSEL is captured relative to TXCLKA↑.
TXOPA TXOPB	LVTTL Input, synchronous, internal pull-up, sampled by the respective TXCLKx↑ or REFCLK↑ [3]	Transmit Path Odd Parity. When parity checking is enabled (PARCTL ≠ LOW), the parity captured at these inputs is XORed with the data on the associated transmit data TXDx bus to verify the integrity of the captured character.
Transmit Path Clock and Clock Control		
TXCKSEL	3-Level Select ^[4] Static Control Input	Transmit Clock Select. Selects the clock source, used to write data into the Transmit Input Register, of the transmit channel(s). When LOW, both Input Registers are clocked by REFCLK↑ [3]. When MID, TXCLKx↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When HIGH, TXCLKA↑ is used to clock data into the Input Register of each channel. When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register), configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
TXRATE	LVTTL Input, Static Control input, internal pull-down	Transmit PLL Clock Rate Select. When TXRATE = HIGH, the Transmit PLL multiplies REFCLK by 20 to generate the serial symbol-rate clock. When TXRATE = LOW, the transmit PLL multiplies REFCLK by 10 to generate the serial symbol-rate clock. See <i>Table 10</i> for a list of operating serial rates. When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the TXRATE input also determines if the clocks on the RXCLKA± and RXCLKC± outputs are full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLKA± and RXCLKC± output clocks are also half-rate clocks and follow the frequency and duty cycle of the REFCLK input. When TXRATE = LOW (REFCLK is full-rate), the RXCLKA± and RXCLKC± output clocks are full-rate clocks and follow the frequency and duty cycle of the REFCLK input. When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register), configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of operation.
TXCLKO±	LVTTL Output	Transmit Clock Output. This true and complement output clock is synthesized by the transmit PLL and operates synchronous to the internal transmit character clock. It operates at either the same frequency as REFCLK (when TXRATE = LOW), or at twice the frequency of REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK.
TXCLKA TXCLKB	LVTTL Clock Input, internal pull-down	Transmit Path Input Clocks. These clocks must be frequency-coherent to TXCLKO±, but may be offset in phase. The internal <u>operating</u> phase of each input clock (relative to REFCLK or TXCLKO±) is adjusted when TXRST = LOW and locked when TXRST = HIGH.
Transmit Path Mode Control		
TXMODE[1:0]	3-Level Select ^[4] Static Control inputs	Transmit Operating Mode. These inputs are interpreted to select one of nine operating modes of the transmit path. See <i>Table 3</i> for a list of operating modes.
Receive Path Data Signals		
RXDA[7:0] RXDB[7:0]	LVTTL Output, synchronous to the selected RXCLKx↑ output or REFCLK↑ [3] input	Parallel Data Output. These outputs change following the rising edge of the selected receive interface clock. When the Decoder is enabled (DECMODE = HIGH or MID), these outputs represent either received data or special characters. The status of the received data is represented by the values of RXSTx[2:0]. When the Decoder is bypassed (DECMODE = LOW), RXDx[7:0] become the higher order bits of the 10-bit received character. See <i>Table 16</i> for details.

Note:

- 3-Level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). When not connected or allowed to float, a 3-Level select input will self-bias to the MID level.



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)

Pin Name	I/O Characteristics	Signal Description
RXSTA[2:0] RXSTB[2:0]	LVTTL Output, synchronous to the selected RXCLKx [↑] output or REFCLK [↑] [3] input	<p>Parallel Status Output. These outputs change following the rising edge of the selected receive interface clock.</p> <p>When the Decoder is bypassed (DECMODE = LOW), RXSTx[1:0] become the two low-order bits of the 10-bit received character, while RXSTx[2] = HIGH indicates the presence of a Comma character in the Output Register. See <i>Table 16</i> for details.</p> <p>When the Decoder is enabled (DECMODE = HIGH or MID), RXSTx[2:0] provide status of the received signal. See <i>Table 18</i>, <i>Table 19</i> and <i>Table 20</i> for a list of Receive Character status.</p>
RXOPA RXOPB	3-state, LVTTL Output, synchronous to the selected RXCLKx [↑] output or REFCLK [↑] [3] input	<p>Receive Path Odd Parity. When parity generation is enabled (PARCTL ≠ LOW), the parity output at these pins is valid for the data on the associated RXDx bus bits. When parity generation is disabled (PARCTL = LOW) these output drivers are disabled (High-Z).</p>
Receive Path Clock and Clock Control		
RXRATE	LVTTL Input Static Control Input, internal pull-down	<p>Receive Clock Rate Select. When LOW, the RXCLKx[±] recovered clock outputs are complementary clocks operating at the recovered character rate. Data for the associated receive channels should be latched on the rising edge of RXCLKx⁺ or falling edge of RXCLKx⁻. When HIGH, the RXCLKx[±] recovered clock outputs are complementary clocks operating at half the character rate. Data for the associated receive channels should be latched alternately on the rising edge of RXCLKx⁺ and RXCLKx⁻.</p> <p>When REFCLK[±] is selected to clock the output registers (RXCKSELx = LOW), RXRATE_x is not interpreted. The RXCLKA[±] and RXCLKC[±] output clocks will follow the frequency and duty cycle of REFCLK[±].</p>
RXCLKA [±] RXCLKB [±]	3-state, LVTTL Output clock or Static control input	<p>Receive Character Clock Output or Clock Select Input. When configured such that all output data paths are clocked by the recovered clock (RXCKSEL = MID), these true and complement clocks are the receive interface clocks which are used to control timing of output data (RXDx[7:0], RXSTx[2:0] and RXOPx). These clocks are output continuously at either the dual-character rate (1/20th the serial symbol-rate) or character rate (1/10th the serial symbol-rate) of the data being received, as selected by RXRATE.</p> <p>When configured such that all output data paths are clocked by REFCLK instead of a recovered clock (RXCKSEL = LOW), the RXCLKA[±] and RXCLKC⁺ output drivers present a buffered and delayed form of REFCLK. RXCLKA[±] and RXCLKC⁺ are buffered forms of REFCLK that are slightly different in phase. This phase difference allows the user to select the optimal setup/hold timing for their specific interface.</p> <p>When RXCKSEL = HIGH and dual-channel bonding is enabled, one of the recovered clocks from channels A or B is selected to present bonded data from channels A and B. RXCLKA[±] output the recovered clock from either receive channel A or receive channel B as selected by RXCLKB⁺ to clock the bonded output data from channels A and B. See <i>Table 14</i> for details.</p> <p>When RXCKSEL = LOW and dual-channel bonding is enabled, REFCLK is selected to present bonded data from channels A and B. RXCLKA[±] and RXCLKC⁺ output drivers present a buffered and delayed form of REFCLK. The master channel for bonding is selected by RXCLKB⁺ (which acts as an input in this mode) to clock the bonded output data from channels A and B. See <i>Table 14</i> for details.</p>
RXCKSEL	3-Level Select ^[4] Static Control Input	<p>Receive Clock Mode. Selects the receive clock-source used to transfer data to the Output Registers.</p> <p>When LOW, both Output Registers are clocked by REFCLK. RXCLKB[±] outputs are disabled (High-Z), and RXCLKA[±] and RXCLKC⁺ present buffered and delayed forms of REFCLK.</p> <p>When MID, each RXCLKx[±] output follows the recovered clock for the respective channel, as selected by RXRATE. When the 10B/8B Decoder and Elasticity Buffer are bypassed (DECMODE = LOW), RXCKSEL must be MID.</p> <p>When HIGH, and channel bonding is enabled in dual-channel mode (RX modes 2 and 3), RXCLKA[±] outputs the recovered clock from either receive channel A or receive channel B as selected by RXCLKB⁺. These output clocks may operate at the character-rate or half the character-rate as selected by RXRATE.</p>



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)

Pin Name	I/O Characteristics	Signal Description
DECMODE	3-Level Select ^[4] Static Control Input	Decoder Mode Select. This input selects the behavior of the Decoder block. When LOW, the Decoder is bypassed and raw 10-bit characters are passed to the Output Register. When the Decoder is bypassed, RXCKSEL must be MID. When MID, the Decoder is enabled and the Cypress Decoder table for Special Code characters is used. When HIGH, the Decoder is enabled and the alternate Decoder table for Special Code characters is used. See <i>Table 25</i> for a list of the Special Codes supported in both encoded modes.
RXMODE[1:0]	3-Level Select ^[4] Static Control Inputs	Receive Operating Mode. These inputs are interpreted to select one of nine operating modes of the receive path. See <i>Table 13</i> for details.
RFEN	LVTTL input, asynchronous, internal pull-down	Reframe Enable for All Channels. Active HIGH. When HIGH, the framers in both channels are enabled to frame per the presently enabled framing mode and selected framing character.
RFMODE	3-Level Select ^[4] Static Control Input	Reframe Mode Select. Used to control the type of character framing used to adjust the character boundaries (based on detection of one or more framing characters in the received serial bit stream). This signal operates in conjunction with the presently enabled channel bonding mode, and the type of framing character selected. When LOW, the low-latency framer is selected. This will frame on each occurrence of the selected framing character(s) in the received data stream. This mode of framing stretches the recovered clock for one or multiple cycles to align that clock with the recovered data. When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits, before the character boundaries are adjusted. The recovered character clock remains in the same phasing regardless of character offset. When HIGH, the alternate mode multi-byte parallel framer is selected. This requires detection of the selected framing character(s) of the allowed disparities in the received serial bit stream, on identical 10-bit boundaries, on four directly adjacent characters. The recovered character clock remains in the same phasing regardless of character offset.
FRAMCHAR	3-Level Select ^[4] Static Control Input	Framing Character Select. Used to control the character or portion of a character used for character framing of the received data streams. When MID, the framer looks for both positive and negative disparity versions of the 8-bit Comma character. When HIGH, the framer looks for both positive and negative disparity versions of the K28.5 character. Configuring FRAMCHAR to LOW is reserved for component test.
Device Control Signals		
PARCTL	3-Level Select ^[4] Static Control Input	Parity Check/Generate Control. Used to control the different parity check and generate functions. When LOW, parity checking is disabled, and the RXOPx outputs are all disabled (High-Z). When MID, and the Encoder/Decoder are enabled (TXMODE[1] ≠ LOW, DECMODE ≠ LOW), TXDx[7:0] inputs are checked (along with TXOPx) for valid ODD parity, and ODD parity is generated for the RXDx[7:0] outputs and presented on RXOPx. When the Encoder and Decoder are disabled (TXMODE[1] = LOW, DECMODE = LOW), the TXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity, and ODD parity is generated for the RXDx[7:0] and RXSTx[1:0] outputs and presented on RXOPx. When HIGH, parity checking and generation are enabled. The TXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity, and ODD parity is generated for the RXDx[7:0] and RXSTx[2:0] outputs and presented on RXOPx.



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)

Pin Name	I/O Characteristics	Signal Description
REFCLK±	Differential LVPECL or single-ended LVTTTL input clock	<p>Reference Clock. This clock input is used as the timing reference for the transmit and receive PLLs. This input clock may also be selected to clock the transmit and receive parallel interfaces. When driven by a single-ended LVCMOS or LVTTTL clock source, connect the clock source to either the true or complement REFCLK input, and leave the alternate REFCLK input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the clock for the parallel transmit data (input) interface. When RXCKSEL = LOW, the Elasticity Buffer is enabled and REFCLK is used as the clock for the parallel receive data (output) interface.</p> <p>If the Elasticity Buffer is used, framing characters will be inserted or deleted to/from the data stream to compensate for frequency differences between the reference clock and recovered clock. When addition happens, a K28.5 will be appended immediately after a framing character is detected in the Elasticity Buffer. When deletion happens, a framing character will be removed from the datastream when detected in the Elasticity Buffer.</p>
RXCLKC+	3-state LVTTTL Output	<p>Delayed REFCLK+ when RXCKSEL=LOW. Delayed form of REFCLK+, used for transfer of recovered data to a host system. This output is only enabled when the receive parallel interface is configured to present data relative to REFCLK (RXCKSEL = LOW).</p>
SPDSEL	3-Level Select ^[4] , static control input	<p>Serial Rate Select. This input specifies the operating bit-rate range of both transmit and receive PLLs. LOW = 195–400 MBaud, MID = 400–800 MBaud, HIGH = 800–1500 MBaud (800–1540 MBaud for CYW15G0201DXB). When SPDSEL is LOW, setting TXRATE = HIGH (Half-rate Reference Clock) is invalid.</p>
TRSTZ	LVTTTL Input, internal pull-up	<p>Device Reset. Active LOW. Initializes all state machines and counters in the device.</p> <p>When sampled LOW by the rising edge of REFCLK, this input resets the internal state machines and sets the Elasticity Buffer pointers to a nominal offset. When the reset is removed (TRSTZ sampled HIGH by REFCLK↑), the status and data outputs will become deterministic in less than 16 REFCLK cycles.</p> <p>The BISTLE, OELE, and RXLE latches are reset by TRSTZ.</p> <p>If the Elasticity Buffer or the Phase Align Buffer are used, TRSTZ should be applied after power up to initialize the internal pointers into these memory arrays.</p>
Analog I/O and Control		
OUTA1± OUTB1±	CML Differential Output	<p>Primary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules.</p>
OUTA2± OUTB2±	CML Differential Output	<p>Secondary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules.</p>
INA1± INB1±	LVPECL Differential Input	<p>Primary Differential Serial Data Inputs. These inputs accept the serial data stream for deserialization and decoding. The INx1± serial streams are passed to the receiver Clock and Data Recovery (CDR) circuits to extract the data content when INSELx = HIGH.</p>
INA2± INB2±	LVPECL Differential Input	<p>Secondary Differential Serial Data Inputs. These inputs accept the serial data stream for deserialization and decoding. The INx2± serial streams are passed to the receiver Clock and Data Recovery (CDR) circuits to extract the data content when INSELx = LOW.</p>
INSELA INSELB	LVTTTL Input, asynchronous	<p>Receive Input Selector. Determines which external serial bit stream is passed to the receiver Clock and Data Recovery circuit. When HIGH, the INx1± input is selected. When LOW, the INx2± input is selected.</p>
SDASEL	3-Level Select ^[4] , static configuration input	<p>Signal Detect Amplitude Level Select. Allows selection of one of three predefined amplitude trip points for a valid signal indication, as listed in <i>Table 11</i>.</p>
LPEN	LVTTTL Input, asynchronous, internal pull-down	<p>All-Port Loop-Back-Enable. Active HIGH. When asserted (HIGH), the transmit serial data from each channel is internally routed to the associated receiver Clock and Data Recovery (CDR) circuit. All serial drivers are forced to differential logic "1". All serial data inputs are ignored.</p>



Pin Descriptions CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)

Pin Name	I/O Characteristics	Signal Description
OELE	LVTTL Input, asynchronous, internal pull-up	Serial Driver Output Enable Latch Enable. Active HIGH. When OELE = HIGH, the signals on the BOE[3:0] inputs directly control the OUTxy± differential drivers. When the BOE[x] input is HIGH, the associated OUTxy± differential driver is enabled. When the BOE[x] input is LOW, the associated OUTxy± differential driver is powered down. When OELE returns LOW, the last values present on BOE[3:0] are captured in the internal Output Enable Latch. The specific mapping of BOE[3:0] signals to transmit output enables is listed in <i>Table 9</i> . If the device is reset ($\overline{\text{TRSTZ}}$ is sampled LOW), the latch is reset to disable all outputs.
RXLE	LVTTL Input, asynchronous, internal pull-up	Receive Channel Power-Control Latch Enable. Active HIGH. When RXLE = HIGH, the signals on the BOE[3:0] inputs directly control the power enables for the receive PLLs and analog logic. When the BOE[3:0] input is HIGH, the associated receive channel A and receive channel B PLL and analog logic are active. When the BOE[3:0] input is LOW, the associated receive channel A and receive channel B PLL and analog logic are placed in a non-functional power saving mode. When RXLE returns LOW, the last values present on BOE[3:0] are captured in the internal RX PLL Enable Latch. The specific mapping of BOE[3:0] signals to the associated receive channel enables is listed in <i>Table 9</i> . When the device is reset ($\overline{\text{TRSTZ}}$ is sampled LOW), the latch is reset to disable both receive channels.
BISTLE	LVTTL Input, asynchronous, internal pull-up	Transmit and Receive BIST Latch Enable. Active HIGH. When BISTLE = HIGH, the signals on the BOE[3:0] inputs directly control the transmit and receive BIST enables. When the BOE[x] input is LOW, the associated transmit or receive channel is configured to generate or compare the BIST sequence. When the BOE[x] input is HIGH, the associated transmit or receive channel is configured for normal data transmission or reception. When BISTLE returns LOW, the last values present on BOE[3:0] are captured in the internal BIST Enable Latch. The specific mapping of BOE[3:0] signals to transmit and receive BIST enables is listed in <i>Table 9</i> . When the latch is closed, if the device is reset ($\overline{\text{TRSTZ}}$ is sampled LOW), the latch is reset to disable BIST on all transmit and receive channels.
BOE[3:0]	LVTTL Input, asynchronous, internal pull-up	BIST, Serial Output, and Receive Channel Enables. These inputs are passed to and through the Output Enable Latch when OELE = HIGH, and captured in this latch when OELE returns LOW. These inputs are passed to and through the BIST Enable Latch when BISTLE = HIGH, and captured in this latch when BISTLE returns LOW. These inputs are passed to and through the Receive Channel Enable Latch when RXLE = HIGH, and captured in this latch when RXLE returns LOW.
$\overline{\text{LFIA}}$ LFIB	LVTTL Output, Asynchronous	Link Fault Indication Output. Active LOW. LFIx is the logical OR of four internal conditions: <ol style="list-style-type: none"> 1. Received serial data frequency outside expected range. 2. Analog amplitude below expected levels. 3. Transition density lower than expected. 4. Receive Channel disabled.
JTAG Interface		
TMS	LVTTL Input, internal pull-up	Test Mode Select. Used to control access to the JTAG Test Modes. If maintained HIGH for >5 TCLK cycles, the JTAG test controller is reset. The TAP controller is also reset automatically upon application of power to the device.
TCLK	LVTTL Input, internal pull-down	JTAG Test Clock.
TDO	3-State LVTTL Output	Test Data Out. JTAG data output buffer which is High-Z while JTAG test mode is not selected.
TDI	LVTTL Input, internal pull-up	Test Data In. JTAG data input port.
Power		
V _{CC}		+3.3V power.
GND		Signal and Power Ground for all internal circuits.

CYP(V)(W)15G0201DXB HOTLink II Operation

The CYP(V)(W)15G0201DXB is a highly configurable device designed to support reliable transfer of large quantities of data, using high-speed serial links, from one or multiple sources to one or multiple destinations. This device supports two single-byte or single-character channels that may be combined to support transfer of wider buses.

CYP(V)(W)15G0201DXB Transmit Data Path

Operating Modes

The transmit path of the CYP(V)(W)15G0201DXB supports two character-wide data paths. These data paths are used in multiple operating modes as controlled by the TXMODE[1:0] inputs.

Input Register

The bits in the Input Register for each channel support different assignments, based on if the character is unencoded, encoded with two control bits, or encoded with three control bits. These assignments are shown in *Table 1*.

Each Input Register captures a minimum of eight data bits and two control bits on each input clock cycle. When the Encoder is bypassed, the TXCTx[1:0] control bits are part of the pre-encoded 10-bit character.

When the Encoder is enabled (TXMODE[1] ≠ LOW), the TXCTx[1:0] bits are interpreted along with the associated TXDx[7:0] character to generate the specific 10-bit transmission character. When TXMODE[0] ≠ HIGH, an additional special character select (SCSEL) input is also captured and interpreted. This SCSEL input is used to modify the encoding of the associated characters. When the transmit Input Registers are clocked by a common clock (TXCLKA↑ or REFCLK↑), this SCSEL input can be changed on a clock-by-clock basis and affects both channels.

Table 1. Input Register Bit Assignments^[5]

Signal Name	Unencoded	Encoded	
		2-bit Control	3-bit Control
TXDx[0] (LSB)	DINx[0]	TXDx[0]	TXDx[0]
TXDx[1]	DINx[1]	TXDx[1]	TXDx[1]
TXDx[2]	DINx[2]	TXDx[2]	TXDx[2]
TXDx[3]	DINx[3]	TXDx[3]	TXDx[3]
TXDx[4]	DINx[4]	TXDx[4]	TXDx[4]
TXDx[5]	DINx[5]	TXDx[5]	TXDx[5]
TXDx[6]	DINx[6]	TXDx[6]	TXDx[6]
TXDx[7]	DINx[7]	TXDx[7]	TXDx[7]
TXCTx[0]	DINx[8]	TXCTx[0]	TXCTx[0]
TXCTx[1] (MSB)	DINx[9]	TXCTx[1]	TXCTx[1]
SCSEL	N/A	N/A	SCSEL

Notes:

- The TXOPx inputs are also captured in the associated Input Register, but their interpretation is under the separate control of PARCTL.
- One or more K28.5 characters may be added or lost from the data stream during this reset operation. When used with non-Cypress devices that require a complete 16-character Word Sync Sequence for proper receive Elasticity Buffer alignment, it is recommend that the sequence be followed by a second Word Sync Sequence to ensure proper operation.

When operated with a separate input clock on each transmit channel, this SCSEL input is sampled synchronous to TXCLKA↑. While the value on SCSEL still affects both channels, it is interpreted when the character containing it is read from the transmit Phase-Align Buffer (where both paths are internally clocked synchronously).

Phase-Align Buffer

Data from the Input Registers is passed either to the Encoder or to the associated Phase-Align Buffer. When the transmit paths are operated synchronous to REFCLK↑ (TXCKSEL = LOW and TXRATE = LOW), the Phase-Align Buffers are bypassed and data is passed directly to the parity check and Encoder blocks to reduce latency.

When an Input-Register clock with an uncontrolled phase relationship to REFCLK is selected (TXCKSEL ≠ LOW) or if data is captured on both edges of REFCLK (TXRATE = HIGH), the Phase-Align Buffers are enabled. These buffers are used to absorb clock phase differences between the presently selected input clock and the internal character clock.

Initialization of these Phase-Align buffers takes place when the TXRST input is sampled by two consecutive rising edges of REFCLK. When TXRST is returned HIGH, the present input clock phase relative to REFCLK↑ is set. TXRST is an asynchronous input, but is sampled internally to synchronize it to the internal transmit path state machines.

Once set, the input clocks are allowed to skew in time up to half a character period in either direction relative to REFCLK↑; i.e., ±180°. This time shift allows the delay paths of the character clocks (relative to REFCLK↑) to change due to operating voltage and temperature, while not affecting the design operation.

If the phase offset, between the initialized location of the input clock and REFCLK↑, exceeds the skew handling capabilities of the Phase-Align Buffer, an error is reported on the associated TXPERx output. This output indicates a continuous error until the Phase-Align Buffer is reset. While the error remains active, the transmitter for the associated channel outputs a continuous C0.7 character to indicate to the remote receiver that an error condition is present in the link.

In specific transmit modes, it is also possible to reset the Phase-Align Buffers individually and with minimal disruption of the serial data stream. When the transmit interface is configured for generation of atomic Word Sync Sequences (TXMODE[1] = MID) and a Phase-Align Buffer error is present, the transmission of a Word Sync Sequence will recenter the Phase Align Buffer and clear the error condition.^[6]

Parity Support

In addition to the ten data and control bits that are captured at each transmit Input Register, a TXOPx input is also available on each channel. This allows the CYP(V)(W)15G0201DXB to support ODD parity checking for each channel. This parity checking is available for all operating modes (including Encoder Bypass). The specific mode of parity checking is controlled by the PARCTL input, and operates per *Table 2*.

Table 2. Input Register Bits Checked for Parity^[7]

Signal Name	Transmit Parity Check Mode (PARCTL)			
	LOW	MID		HIGH
		TXMODE[1] = LOW	TXMODE[1] ≠ LOW	
TXDx[0]		X ^[8]	X	X
TXDx[1]		X	X	X
TXDx[2]		X	X	X
TXDx[3]		X	X	X
TXDx[4]		X	X	X
TXDx[5]		X	X	X
TXDx[6]		X	X	X
TXDx[7]		X	X	X
TXCTx[0]		X		X
TXCTx[1]		X		X
TXOPx		X	X	X

When PARCTL is MID (open) and the Encoders are enabled (TXMODE[1] ≠ L), only the TXDx[7:0] data bits are checked for ODD parity along with the associated TXOPx bit. When PARCTL = HIGH with the Encoder enabled (or MID with the Encoder bypassed), the TXDx[7:0] and TXCTx[1:0] inputs are checked for ODD parity along with the associated TXOPx bit. When PARCTL = LOW, parity checking is disabled.

When parity checking and the Encoder are both enabled (TXMODE[1] ≠ LOW), the detection of a parity error causes a C0.7 character of proper disparity to be passed to the Transmit Shifter. When the Encoder is bypassed (TXMODE[1] = LOW), detection of a parity error causes a positive disparity version of a C0.7 transmission character to be passed to the Transmit Shifter.

Encoder

The character, received from the Input Register or Phase-Align Buffer and Parity Check logic, is then passed to the Encoder logic. This block interprets each character and any associated control bits, and outputs a 10-bit transmission character.

Depending on the configured operating mode, the generated transmission character may be

- the 10-bit pre-encoded character accepted in the Input Register
- the 10-bit equivalent of the 8-bit Data character accepted in the Input Register
- the 10-bit equivalent of the 8-bit Special Character code accepted in the Input Register

Notes:

7. Transmit path parity errors are reported on the associated TXPERx output.
8. Bits marked as X are XORed together. Result must be a logic-1 for parity to be valid.

- the 10-bit equivalent of the C0.7 SVS character if parity checking was enabled and a parity error was detected
- the 10-bit equivalent of the C0.7 SVS character if a Phase-Align Buffer overflow or underflow error is present
- a character that is part of the 511-character BIST sequence
- a K28.5 character generated as an individual character or as part of the 16-character Word Sync Sequence.

The selection of the specific characters generated is controlled by the TXMODE[1:0], SCSEL, TXCTx[1:0], and TXDx[7:0] inputs for each character.

Data Encoding

Raw data, as received directly from the Transmit Input Register, is seldom in a form suitable for transmission across a serial link. The characters must usually be processed or transformed to guarantee

- a minimum transition density (to allow the serial receive PLL to extract a clock from the data stream)
- a DC-balance in the signaling (to prevent baseline wander)
- run-length limits in the serial data (to limit the bandwidth requirements of the serial link)
- the remote receiver a way of determining the correct character boundaries (framing).

When the Encoder is enabled (TXMODE[1] ≠ LOW), the characters to be transmitted are converted from Data or Special Character codes to 10-bit transmission characters (as selected by their respective TXCTx[1:0] and SCSEL inputs), using an integrated 8B/10B Encoder. When directed to encode the character as a Special Character code, it is encoded using the Special Character encoding rules listed in *Table 25*. When directed to encode the character as a Data character, it is encoded using the Data Character encoding rules in *Table 24*.

The 8B/10B Encoder is standards compliant with ANSI/NCITS ASC X3.230-1994 (Fibre Channel), IEEE 802.3z (Gigabit Ethernet), the IBM[®] ESCON[®] and FICON[®] channels, and Digital Video Broadcast DVB-ASI standards for data transport.

Many of the Special Character codes listed in *Table 25* may be generated by more than one input character. The CYP(V)(W)15G0201DXB is designed to support two independent (but non-overlapping) Special Character code tables. This allows the CYP(V)(W)15G0201DXB to operate in mixed environments with other CYP(V)(W)15G0201DXBs using the enhanced Cypress command code set, and the reduced command sets of other non-Cypress devices. Even when used in an environment that normally uses non-Cypress Special Character codes, the selective use of Cypress command codes can permit operation where running disparity and error handling must be managed.

Following conversion of each input character from eight bits to a 10-bit transmission character, it is passed to the Transmit Shifter and is shifted out LSB first, as required by ANSI and IEEE standards for 8B/10B coded serial data streams.

Transmit Modes

The operating mode of the transmit path is set through the TXMODE[1:0] inputs. These 3-level select inputs allow one of nine transmit modes to be selected. The transmit modes are listed in *Table 3*.



At the end of this sequence, if the TXCTx[1:0] = 11 condition is sampled again, the sequence restarts and remains uninterruptible for the following 15 character clocks.

If parity checking is enabled, the character used to start the Word Sync Sequence must also have correct ODD parity. Once the sequence is started, parity is not checked on the following 15 characters in the Word Sync Sequence.

When TXMODE[1] = HIGH (TX modes 6, 7, and 8), the generation of the Word Sync Sequence becomes an interruptible operation. In TX Mode 6, this sequence is started as soon as the TXCTx[1:0] = 11 condition is detected on a channel. In order for the sequence to continue on that channel, the TXCTx[1:0] inputs must be sampled as 00 for the remaining 15 characters of the sequence.

If at any time a sample period exists where TXCTx[1:0] ≠ 00, the Word Sync Sequence is terminated, and a character representing the associated data and control bits is generated by the Encoder. This resets the Word Sync Sequence state machine such that it will start at the beginning of the sequence at the next occurrence of TXCTx[1:0] = 11.

When parity checking is enabled and TXMODE[1] = HIGH, all characters (including those in the middle of a Word Sync Sequence) must have correct parity. The detection of a character with incorrect parity during a Word Sync Sequence (regardless of the state of TXCTx[1:0]) will interrupt that sequence and force generation of a C0.7 SVS character. Any interruption of the Word Sync Sequence causes the sequence to terminate.

When TXCKSEL = LOW, the Input Registers for both transmit channels are clocked by REFCLK^[3]. When TXCKSEL = HIGH, the Input Registers for both transmit channels are clocked with TXCLKA[↑]. In these clock modes both sets of TXCTx[1:0] inputs operate synchronous to the SCSEL input.^[1b]

TX Mode 4—Atomic Word Sync and SCSEL Control of Word Sync Sequence Generation

When configured in TX Mode 4, the SCSEL input is captured along with the associated TXCTx[1:0] data control inputs. These bits combine to control the interpretation of the TXDx[7:0] bits and the characters generated by them. These bits are interpreted as listed in *Table 6*.

Table 6. TX Modes 4 and 7 Encoding

SCSEL	TXCTx[1]	TXCTx[0]	Characters Generated
X	X	0	Encoded data character
0	0	1	K28.5 fill character
0	1	1	Special character code
1	X	1	16-character Word Sync Sequence

When TXCKSEL = MID, both transmit channels operate independently. The SCSEL input is sampled only by

Note:

10. When operated in any configuration where receive channels are bonded together, TXCKSEL must be either LOW or HIGH (not MID) to ensure that associated characters are transmitted in the same character cycle.

TXCLKA[↑]. When the character accepted in the Channel-A Input Register has passed any selected validation and is ready to be passed to the Encoder, the level captured on SCSEL is passed to the Encoder of Channel-B during this same cycle.

Changing the state of SCSEL changes the relationship of the characters on the alternate channel. SCSEL should either be used as a static configuration input or changed only when the state of TXCTx[1:0] on the alternate channel are such that SCSEL is ignored during the change.

TX Mode 4 also supports an Atomic Word Sync Sequence. Unlike TX Mode 3, this sequence is started when both SCSEL and TXCTx[0] are sampled HIGH. With the exception of the combination of control bits used to initiate the sequence, the generation and operation of this Word Sync Sequence is the same as that documented for TX Mode 3.

TX Mode 5—Atomic Word Sync, No SCSEL

When configured in TX Mode 5, the SCSEL signal is not used. In addition to the standard character encodings, both with and without atomic Word Sync Sequence generation, two additional encoding mappings are controlled by the Channel Bonding selection made through the RXMODE[1:0] inputs.

For non-bonded operation, the TXCTx[1:0] inputs for each channel control the characters generated by that channel. The specific characters generated by these bits are listed in *Table 7*.

Table 7. TX Modes 5 and 8 Encoding, Non-Bonded (RXMODE[1] = LOW)

SCSEL	TXCTx[1]	TXCTx[0]	Characters Generated
X	0	0	Encoded data character
X	0	1	K28.5 fill character
X	1	0	Special character code
X	1	1	16-character Word Sync Sequence

TX Mode 5 also has the capability of generating an atomic Word Sync Sequence. For the sequence to be started, the TXCTx[1:0] inputs must both be sampled HIGH. With the exception of the combination of control bits used to initiate the sequence, the generation and operation of this Word Sync Sequence is the same as that documented for TX Mode 3.

Two additional encoding maps are provided for use when receive channel bonding is enabled. When dual-channel bonding is enabled (RXMODE[1] = HIGH), the CYP(V)(W)15G0201DXB is configured such that channels A and B are bonded together to form a two-character-wide path.

When operated in this two-channel bonded mode, the TXCTA[0] and TXCTB[0] inputs control the interpretation of the data on both the A and B channels. The characters on each half of these bonded channels are controlled by the associated TXCTx[1] bit. The specific characters generated by these control bit combinations are listed in *Table 8*.

Table 8. TX Modes 5 and 8, Dual-channel Bonded (RXMODE[1] = HIGH)

SCSEL	TXCTA[1]	TXCTA[0]	TXCTB[1]	TXCTB[0]	Characters Generated
X	0	0	X	0	Encoded data character on channel A
X	0	1	X	0	K28.5 fill character on channel A
X	1	0	X	0	Special character code on channel A
X	1	1	X	0	16-character word sync on channel A
X	X	0	0	0	Encoded data character on channel B
X	X	1	0	0	K28.5 fill character on channel B
X	X	0	1	0	Special character code on channel B
X	X	1	1	0	16-character word sync on channel B
X	X	X	X	1	16-character word sync on channels A and B

Note especially that any time TXCTB[0] is sampled HIGH, both channels A and B start generating an Atomic Word Sync Sequence, regardless of the state of any of the other bits in the A or B Input Registers (with the exception of any enabled parity checking).

Transmit BIST

Each transmit channel contains an internal pattern generator that can be used to validate both device and link operation. These generators are enabled by the associated BOE[x] signals listed in *Table 9* (when the BISTLE latch enable input is HIGH). When enabled, a register in the associated transmit channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence that includes all Data and Special Character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Receiver(s). If the receive channels are configured for common clock operation (RXCKSEL ≠ MID) and Encoder is enabled (TXMODE[1] ≠ LOW) each pass is preceded by a 16-character Word Sync Sequence to allow Elasticity Buffer alignment and management of clock-frequency variations.

When the BISTLE signal is HIGH, any BOE[x] input that is LOW enables the BIST generator in the associated transmit channel (or the BIST checker in the associated receive channel). When BISTLE returns LOW, the values of all BOE[x] signals are captured in the BIST Enable Latch. These values remain in the BIST Enable Latch until BISTLE is returned HIGH to open the latch. A device reset, (TRSTZ sampled LOW) presets the BIST Enable Latch to disable BIST on all channels. All data and data-control information present at the associated TXDx[7:0] and TXCTx[1:0] inputs are ignored when BIST is active on that channel.

Serial Output Drivers

The serial interface Output Drivers use high-performance differential CML (Current Mode Logic) to provide a source-matched driver for the transmission lines. These drivers accept data from the Transmit Shifters. These outputs have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines. To achieve OBSAI RP3

compliance, the serial output drivers must be AC-coupled to the transmission medium.

When configured for local loopback (LPEN = HIGH), all enabled Serial Drivers are configured to drive a static differential logic-1.

Each Serial Driver can be enabled or disabled separately through the BOE[3:0] inputs, as controlled by the OELE latch-enable signal. When OELE is HIGH, the signals present on the BOE[3:0] inputs are passed through the Serial Output Enable Latch to control the serial output drivers. The BOE[3:0] input associated with a specific OUTxy± driver is listed in *Table 9*.

Table 9. Output Enable, BIST, and Receive Channel Enable Signal Map

BOE Input	Output Controlled (OELE)	BIST Channel Enable (BISTLE)	Receive PLL Channel Enable (RXLE)
BOE[3]	OUTB2±	Transmit B	X
BOE[2]	OUTB1±	Receive B	Receive B
BOE[1]	OUTA2±	Transmit A	X
BOE[0]	OUTA1±	Receive A	Receive A

When OELE is HIGH and BOE[x] is HIGH, the associated Serial Driver is enabled. When OELE is HIGH and BOE[x] is LOW, the associated driver is disabled and internally powered down. If both outputs for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When OELE returns LOW, the values present on the BOE[3:0] inputs are latched in the Output Enable Latch, and remain there until OELE returns HIGH to enable the latch. A device reset (TRSTZ sampled LOW) clears this latch and disables all output drivers.

Note. When all transmit channels are disabled (i.e., both outputs disabled in all channels) and a channel is re-enabled, the data on the Serial Drivers may not meet all timing specifications for up to 200 μs.

Transmit PLL Clock Multiplier

The Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the REFCLK input, and multiplies that clock by 10 or 20 (as selected by TXRATE) to



generate a bit-rate clock for use by the Transmit Shifter. It also provides a character-rate clock used by the transmit paths.

The clock multiplier PLL can accept a REFCLK input between 10 MHz and 150 MHz (19.5 MHz and 154 MHz for CYW15G0201DXB), however, this clock range is limited by the operating mode of the CYP(V)(W)15G0201DXB clock multiplier (controlled by TXRATE) and by the level on the SPDSEL input.

SPDSEL is a 3-level select^[4] (ternary) input that selects one of three operating ranges for the serial data outputs and inputs. The operating serial signaling-rate and allowable range of REFCLK frequencies are listed in *Table 10*.

Table 10. Operating Speed Settings

SPDSEL	TXRATE	REFCLK Frequency (MHz)	Signaling Rate (Mbaud)
LOW	1	Reserved	195–400
	0	19.5–40	
MID (Open)	1	20–40	400–800
	0	40–80	
HIGH	1	40–75	800–1500 (800–1540 for CYW15G0201 DXB)
	0	80–150	

When TXRATE = HIGH (Half-rate REFCLK), TXCKSEL = HIGH or MID (TXCLKx or TXCLKA selected to clock input register) is an invalid mode of operation.

The REFCLK± input is a differential input with each input internally biased to 1.4V. If the REFCLK+ input is connected to a TTL, LVTTTL, or LVCMOS clock source, the input signal is recognized when it passes through the internally biased reference point.

When both the REFCLK+ and REFCLK– inputs are connected, the clock source must be a differential clock. This can be either a differential LVPECL clock that is DC-or AC-coupled, or a differential LVTTTL or LVCMOS clock.

By connecting the REFCLK– input to an external voltage source or resistive voltage divider, it is possible to adjust the reference point of the REFCLK+ input for alternate logic levels. When doing so it is necessary to ensure that the 0V-differential crossing point remains within the parametric range supported by the input.

CYP(V)(W)15G0201DXB Receive Data Path

Serial Line Receivers

Two differential Line Receivers, INx1± and INx2±, are available on each channel for accepting serial data streams. The active Serial Line Receiver on a channel is selected using the associated INSELx input. The Serial Line Receiver inputs are differential, and can accommodate wire interconnect and filtering losses or transmission line attenuation greater than 16 dB. For normal operation, these inputs should receive a

- REFCLK has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. REFCLK must be within ±1500 ppm (±0.15%) of the remote transmitter's PLL reference (REFCLK) frequency. Although transmitting to a HOTLink II receiver necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500 ppm, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard. For example, to be IEEE 802.3z Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within ±100PPM
- The peak amplitudes listed in this table are for typical waveforms that have generally 3–4 transitions for every ten bits. In a worse case environment the signals may have a sign-wave appearance (highest transition density with repeating 0101...). Signal peak amplitudes levels within this environment type could increase the values in the table above by approximately 100 mV.

signal of at least $V_{DIFF} \geq 100$ mV, or 200 mV peak-to-peak differential. Each Line Receiver can be DC- or AC-coupled to +3.3V powered fiber-optic interface modules (any ECL/PECL logic family, not limited to 100K PECL) or AC-coupled to +5V powered optical modules. The common-mode tolerance of these line receivers accommodates a wide range of signal termination voltages. Each receiver provides internal DC-restoration, to the center of the receiver's common mode range, for AC-coupled signals.

The local loopback input (LPEN) allows the serial transmit data outputs to be routed internally back to the Clock and Data Recovery circuit associated with each channel. When configured for local loopback, all transmit serial driver outputs are forced to output a differential logic-1. This prevents local diagnostic patterns from being broadcast to attached remote receivers.

Signal Detect/Link Fault

Each selected Line Receiver (i.e., that routed to the Clock and Data Recovery PLL) is simultaneously monitored for

- analog amplitude above limit specified by SDASEL
- transition density greater than specified limit
- range controller reports the received data stream within normal frequency range (±1500 ppm)^[11]
- receive channel enabled

All of these conditions must be valid for the Signal Detect block to indicate a valid signal is present. This status is presented on the LFIx (Link Fault Indicator) output associated with each receive channel, which changes synchronous to the selected receive interface clock.

Table 11. Analog Amplitude Detect Valid Signal Levels^[12]

SDASEL	Typical signal with peak amplitudes above
LOW	140 mV p-p differential
MID (Open)	280 mV p-p differential
HIGH	420 mV p-p differential

Analog Amplitude

While the majority of these signal monitors are based on fixed constants, the analog amplitude level detection is adjustable to allow operation with highly attenuated signals, or in high-noise environments. This adjustment is made through the SDASEL signal, a 3-level select^[4] input, which sets the trip point for the detection of a valid signal at one of three levels, as listed in *Table 11*. This control input effects the analog monitors for all receive channels.

The Analog Signal Detect monitors are active for the Line Receiver, selected by the associated INSELx input. When configured for local loopback (LPEN = HIGH), no line receivers are selected, and the LFIx output for each channel reports only the receive VCO frequency out-of-range and transition density status of the associated transmit signal. When local loopback is active, the Analog Signal Detect Monitors are disabled.

Transition Density

The Transition Detection logic checks for the absence of any transitions spanning greater than six transmission characters (60 bits). If no transitions are present in the data received on a channel (within the referenced period), the Transition Detection logic for that channel will assert $\overline{\text{LFIx}}$. The $\overline{\text{LFIx}}$ output remains asserted until at least one transition is detected in each of three adjacent received characters.

Range Controls

The Clock/Data Recovery (CDR) circuit includes logic to monitor the frequency of the Phase Locked Loop (PLL) Voltage Controlled Oscillator (VCO) used to sample the incoming data stream. This logic ensures that the VCO operates at, or near the rate of the incoming data stream for two primary cases:

- when the incoming data stream resumes after a time in which it has been “missing”
- when the incoming data stream is outside the acceptable frequency range

To perform this function, the frequency of the VCO is periodically sampled and compared to the frequency of the REFCLK input. If the VCO is running at a frequency beyond ± 1500 ppm^[11] as defined by the reference clock frequency, it is periodically forced to the correct frequency (as defined by REFCLK, SPDSEL, and TXRATE) and then released in an attempt to lock to the input data stream. The sampling and relock period of the Range Control is calculated as follows: RANGE CONTROL SAMPLING PERIOD = (REFCLK PERIOD) * (16000).

During the time that the Range Control forces the PLL VCO to run at REFCLK*10 (or REFCLK*20 when TXRATE = HIGH) rate, the $\overline{\text{LFIx}}$ output will be asserted LOW. While the PLL is attempting to re-lock to the incoming data stream, $\overline{\text{LFIx}}$ may be either HIGH or LOW (depending on other factors such as transition density and amplitude detection) and the recovered byte clock (RXCLKx) may run at an incorrect rate (depending on the quality or existence of the input serial data stream). After a valid serial data stream is applied, it may take up to one RANGE CONTROL SAMPLING PERIOD before the PLL locks to the input data stream, after which $\overline{\text{LFIx}}$ should be HIGH.

Receive Channel Enabled

The CYP(V)(W)15G0201DXB contains two receive channels that can be independently enabled and disabled. Each channel can be enabled or disabled separately through the BOE[3:0] inputs, as controlled by the RXLE latch-enable signal. When RXLE is HIGH, the signals present on the BOE[3:0] inputs are passed through the Receive Channel Enable latch to control the PLLs and logic of the associated receive channel. The BOE[3:0] input associated with a specific receive channel is listed in *Table 9*.

When RXLE = HIGH and BOE[x] = HIGH, the associated receive channel is enabled to receive and decode a serial stream. When RXLE = HIGH and BOE[x] = LOW, the associated receive channel is disabled and internally configured for minimum power dissipation. If a single channel

of a bonded-pair is disabled, the other receive channels may not bind correctly. If the disabled channel is selected as the master channel for insert/delete functions, or recovered clock select, these functions will not work correctly. Any disabled channel indicates an asserted $\overline{\text{LFIx}}$ output. When RXLE returns LOW, the values present on the BOE[3:0] inputs are latched in the Receive Channel Enable Latch, and remain there until RXLE returns HIGH to open the latch again.^[13]

Clock/Data Recovery

The extraction of a bit-rate clock and recovery of bits from each received serial stream is performed by a separate CDR block within each receive channel. The clock extraction function is performed by high-performance embedded PLLs that track the frequency of the transitions in the incoming bit streams and align the phase of their internal bit-rate clocks to the transitions in the selected serial data streams.

Each CDR accepts a character-rate (bit-rate \div 10) or half-character-rate (bit rate \div 20) reference clock from the REFCLK input. This REFCLK input is used to

- ensure that the VCO (within each CDR) is operating at the correct frequency (rather than some harmonic of the bit rate)
- improve PLL acquisition time
- and to limit unlocked frequency excursions of the CDR VCO when no data is present at the selected Serial Line Receiver.

Regardless of the type of signal present, the CDR will attempt to recover a data stream from it. If the frequency of the recovered data stream is outside the limits set by the range control monitors, the CDR will switch to track REFCLK instead of the data stream. Once the CDR output (RXCLKx) frequency returns back close to REFCLK frequency, the CDR input will be switched back to the input data stream to check its frequency. In case no data is present at the input this switching behavior may result in brief RXCLKx frequency excursions from REFCLK. However, the validity of the input data stream is indicated by the $\overline{\text{LFIx}}$ output. The frequency of REFCLK is required to be within ± 1500 ppm^[11] of the frequency of the clock that drives the REFCLK input of the *remote* transmitter to ensure a lock to the incoming data stream.

For systems using multiple or redundant connections, the $\overline{\text{LFIx}}$ output can be used to select an alternate data stream. When an $\overline{\text{LFIx}}$ indication is detected, external logic can toggle selection of the associated INx1 \pm and INx2 \pm inputs through the associated INSELx input. When a port switch takes place, it is necessary for the receive PLL for that channel to reacquire the new serial stream and frame to the incoming character boundaries. If channel bonding is also enabled, a channel alignment event is also required before the output data may be considered usable.

Deserializer/Framer

Each CDR circuit extracts bits from the associated serial data stream and clocks these bits into the Shifter/Framer at the bit-clock rate. When enabled, the Framer examines the data stream looking for one or more Comma or K28.5 characters at all possible bit positions. The location of this character in the data stream is used to determine the character boundaries of all following characters.

Note:

13. When a disabled receive channel is reenabled, the status of the associated $\overline{\text{LFIx}}$ output and data on the parallel outputs for the associated channel may be indeterminate for up to 10 ms.

Framing Character

The CYP(V)(W)15G0201DXB allows selection of two combinations of framing characters to support requirements of different interfaces. The selection of the framing character is made through the FRAMCHAR input.

The specific bit combinations of these framing characters are listed in *Table 12*. When the specific bit combination of the selected framing character is detected by the framer, the boundaries of the characters present in the received data stream are known.

Table 12. Framing Character Selector

FRAMCHAR	Bits Detected in Framer	
	Character Name	Bits Detected
LOW	Reserved for test	
MID (Open)	Comma+ Comma–	00111110XX ^[14] or 11000001XX
HIGH	–K28.5 +K28.5	0011111010 or 1100000101

Framer

The framer on each channel operates in one of three different modes, as selected by the RFMODE input. In addition, the framer itself may be enabled or disabled through the RFEN input. When RFEN = LOW, the framers in both receive paths are disabled, and no combination of bits in a received data stream will alter the character boundaries. When RFEN = HIGH, the framer selected by RFMODE is enabled on both channels.

When RFMODE = LOW, the low-latency framer is selected. This framer operates by stretching the recovered character clock until it aligns with the received character boundaries. In this mode the framer starts its alignment process on the first detection of the selected framing character. To reduce the impact on external circuits that make use of a recovered clock, the clock period is not stretched by more than two bit-periods in any one clock cycle. When operated in with a character-rate output clock (RXRATE = LOW), the output of properly framed characters may be delayed by up to nine character-clock cycles from the detection of the selected framing character. When operated with a half-character-rate output clock (RXRATE = HIGH), the output of properly framed characters may be delayed by up to 14 character-clock cycles from the detection of the selected framing character.^[15]

When RFMODE is MID (open) the Cypress-mode multi-byte framer is selected. The required detection of multiple framing characters makes the associated link much more robust to incorrect framing due to aliased SYNC characters in the data stream. In this mode, the framer does not adjust the character clock boundary, but instead aligns the character to the already recovered character clock. This ensures that the recovered clock will not contain any significant phase changes or hops during normal operation or framing, and allows the recovered clock to be replicated and distributed to other external circuits or components using PLL-based clock distribution elements. In this framing mode the character boundaries are only adjusted if the selected framing character is detected at least

Notes:

14. The standard definition of a Comma contains only seven bits. However, since all valid Comma characters within the 8B/10B character set also have the 8th bit as an inversion of the 7th bit, the compare pattern is extended to a full eight bits to reduce the possibility of a framing error.
15. When Receive BIST is enabled on a channel, the Low-latency Framer must not be enabled. The BIST sequence contains an aliased K28.5 framing character, which causes the Receiver to update its character boundaries incorrectly.

twice within a span of 50 bits, with both instances on identical 10-bit character boundaries.

When RFMODE = HIGH, the alternate-mode multi-byte framer is enabled. Like the Cypress-mode multi-byte framer, multiple framing characters must be detected before the character boundary is adjusted. In this mode, the data stream must contain a minimum of four of the selected framing characters, received as consecutive characters, on identical 10-bit boundaries, before character framing is adjusted. In this mode, the Framer does not adjust the character clock boundary, but instead aligns the character to the already recovered character clock.

Framing for all channels is enabled when RFEN = HIGH. If RFEN = LOW, the framer for each channel is disabled. When the framers are disabled, no changes are made to the recovered character boundaries on any channel, regardless of the presence of framing characters in the data stream.

10B/8B Decoder Block

The Decoder logic block performs three primary functions:

- decoding the received transmission characters back into Data and Special Character codes,
- comparing generated BIST patterns with received characters to permit at-speed link and device testing,
- generation of ODD parity on the decoded characters.

10B/8B Decoder

The framed parallel output of each deserializer shifter is passed to the 10B/8B Decoder where, if the Decoder is enabled (DECMODE ≠ LOW), it is transformed from a 10-bit transmission character back to the original Data and Special Character codes. This block uses the 10B/8B Decoder patterns in *Table 24* and *Table 25* of this data sheet. Valid data characters are indicated by a 000b bit-combination on the associated RXSTx[2:0] status bits, and Special Character codes are indicated by a 001b bit-combination on these same status outputs. Framing characters, invalid patterns, disparity errors, and synchronization status are presented as alternate combinations of these status bits.

The 10B/8B Decoder operates in two normal modes, and can also be bypassed. The operating mode for the Decoder is controlled by the DECMODE input.

When DECMODE = LOW, the Decoder is bypassed and raw 10-bit characters are passed to the Output Register. In this mode, channel bonding is not possible, the receive Elasticity Buffers are bypassed, and RXCKSEL must be MID. This clock mode generates separate RXCLKx± outputs for each receive channel.

When DECMODE = MID (or open), the 10-bit transmission characters are decoded using *Table 24* and *Table 25*. Received Special Code characters are decoded using the Cypress column of *Table 25*.

When DECMODE = HIGH, the 10-bit transmission characters are decoded using *Table 24* and *Table 25*. Received Special Code characters are decoded using the Alternate column of *Table 25*.

In all settings where the Decoder is enabled, the receive paths may be operated as separate channels or bonded to form dual-channel buses.

Receive BIST Operation

The Receiver interfaces contain internal pattern generators that can be used to validate both device and link operation. These generators are enabled by the associated BOE[x] signals listed in *Table 9* (when the BISTLE latch enable input is HIGH). When enabled, a register in the associated receive channel becomes a signature pattern generator and checker by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence that includes all Data and Special Character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Transmitter(s). If the receive channels are configured for common clock operation (RXCKSEL \neq MID) each pass is preceded by a 16-character Word Sync Sequence. When synchronized with the received data stream, the associated Receiver checks each character in the Decoder with each character generate by the LFSR and indicates compare errors and BIST status at the RXSTx[2:0] bits of the Output Register. See *Table 20* for details.

When the BISTLE signal is HIGH, any BOE[x] input that is LOW enables the BIST generator/checker in the associated Receive channel (or the BIST generator in the associated Transmit channel). When BISTLE returns LOW, the values of all BOE[x] signals are captured in the BIST Enable Latch. These values remain in the BIST Enable Latch until BISTLE is returned HIGH. All captured signals in the BIST Enable Latch are set HIGH (i.e., BIST is disabled) following a device reset (TRSTZ is sampled LOW).

When BIST is first recognized as being enabled in the Receiver, the LFSR is preset to the BIST-loop start-code of D0.0 This code D0.0 is sent only once per BIST loop. The status of the BIST progress and any character mismatches is presented on the RXSTx[2:0] status outputs.

Code rule violations or running disparity errors that occur as part of the BIST loop do not cause an error indication. RXSTx[2:0] indicates 010b or 100b for one character period per BIST loop to indicate loop completion. This status can be used to check test pattern progress. These same status values are presented when the Decoder is bypassed and BIST is enabled on a receive channel.

The specific status reported by the BIST state machine are listed in *Table 18*. These same codes are reported on the receive status outputs regardless of the state of DECMODE.

The specific patterns checked by each receiver are described in detail in the Cypress application note entitled "HOTLink Built-In Self-Test." The sequence compared by the CYP(V)(W)15G0201DXB when RXCKSEL = MID is identical to that in the CY7B933 and CY7C924DX, allowing interoperable systems to be built when used at compatible serial signaling rates.

If the number of invalid characters received ever exceeds the number of valid characters by 16, the receive BIST state machine aborts the compare operations and resets the LFSR to the D0.0 state to look for the start of the BIST sequence again.

When the receive paths are configured for common clock operation (RXCKSEL \neq MID) each pass must be preceded by

a 16-character Word Sync Sequence to allow output buffer alignment and management of clock frequency variations. This is automatically generated by the transmitter when its local RXCKSEL \neq MID and Encoder is enabled.

The BIST state machine requires the characters to be correctly framed for it to detect the BIST sequence. If the Low Latency framer is enabled (RFMODE = LOW), the framer will misalign to an aliased SYNC character within the BIST sequence. If the Alternate Multi-Byte Framer is enabled (RFMODE = HIGH) and the Receiver outputs are clocked relative to a recovered clock, it is generally necessary to frame the receiver before BIST is enabled. If the receive outputs are clocked relative to REFCLK (RXCKSEL = LOW), the transmitter precedes every 511 character BIST sequence with a 16-character Word Sync Sequence.

Receive Elasticity Buffer

Each receive channel contains an Elasticity Buffer that is designed to support multiple clocking modes. These buffers allow data to be read using an Elasticity Buffer read-clock that is asynchronous in both frequency and phase from the Elasticity Buffer write clock, or to use a read clock that is frequency coherent but with uncontrolled phase relative to the Elasticity Buffer write clock.

Each Elasticity Buffer is a minimum of 10 characters deep, and supports a 12-bit-wide data path. It is capable of supporting a decoded character, three status bits, and a parity bit for each character present in the buffer. The write clock for these buffers is always the recovered clock for the associated read channel.

The read clock for the Elasticity Buffers may come from one of three selectable sources. It may be a

- character-rate REFCLK
- recovered clock from the same receive channel
- recovered clock from an alternate receive channel

These Elasticity Buffers are also used to align the output data streams when both channels are bonded together. More details on how the Elasticity Buffer is used for Independent Channel Modes and Channel Bonded Modes is discussed in the next section. The Elasticity Buffers are bypassed whenever the Decoders are bypassed (DECMODE = LOW). When the Decoders and Elasticity Buffers are bypassed, RXCKSELx must be set to MID.

Receive Modes

The operating mode of the receive path is set through the RXMODE[1:0] inputs. The 'Reserved for test' settings (RXMODE0=M) is not allowed, even if the receiver is not being used. A[1:0] settings are ignored as long as they are not test modes. It will stop normal function of the device. When the decoder is disabled, the RX MODE. These modes determine the type (if any) of channel bonding and status reporting. The different receive modes are listed in *Table 13*. When RXMODE[1] = MID or RXMODE[0] = MID the resulting modes are reserved for test.

Independent Channel Modes

In independent channel modes (RX Modes 0 and 1, where RXMODE[1] = LOW), both receive paths may be clocked in any clock mode selected by RXCKSEL.

When RXCKSEL = LOW, both channels are clocked by REFCLK. RXCLKB \pm output is disabled (High-Z), and the

Table 13. Receive Operating Modes

RX Mode		Operating Mode	
Mode Number	RXMODE [1:0]	Channel Bonding	RXSTx Status Reporting
0	LL	Independent	Status A
1	LH	Independent	Status B
2	HL	Dual	Status A
3	HH	Dual	Status B

RXCLKA± and RXCLKC+ outputs presents buffered and delayed forms of REFCLK. In this mode, the receive Elasticity Buffers are enabled. For REFCLK clocking, the Elasticity Buffers must be able to insert K28.5 characters and delete framing characters as appropriate.

The insertion of a K28.5 or deletion of a framing character can occur at any time on any channel, however, the actual timing on these insertions and deletions is controlled in part by the how the transmitter sends its data. Insertion of a K28.5 character can only occur when the receiver has a framing character in the Elasticity Buffer. Likewise, to delete a framing character, one must also be in the Elasticity Buffer. To prevent a receive buffer overflow or underflow on a receive channel, a minimum density of framing characters must be present in the received data streams.

When RXCKSEL = MID (or open), each received channel Output Register is clocked by the recovered clock for that channel. Since no characters may be added or deleted, the receiver Elasticity Buffer is bypassed.

When RXCKSEL = HIGH, all channels are clocked by the selected recovered clock. This selected clock is always output on RXCLKA±. In this mode the receive Elasticity Buffers are enabled. When data is output using a recovered clock (RXCKSEL = HIGH), receive channels are not allowed to insert and delete characters, except as necessary for Elasticity Buffer alignment.

When the Elasticity Buffer is used, prior to delivery of valid data, a Word Sync Sequence (or at least four framing characters) must be received to center the Elasticity Buffers. The Elasticity buffer may also be centered by a device reset operation initiated through the TRSTZ input, however, following such an event the CYP(V)(W)15G0201DXB will normally require a framing event before it will correctly decode characters. When RXCKSEL = HIGH, since the Elasticity buffer is not allowed to insert or delete framing characters, the transmit clocks on all received channels must all be from a common source.

Dual-channel Bonded Modes

In dual-channel bonded modes (RX Modes 2 and 3, where RXMODE[1] = HIGH), the associated receive channel pair Output Registers must be clocked by a common clock. This mode does not operate when RXCKSEL = MID.

Proper operation in this mode requires that the associated transmit data streams are clocked from a common reference with no long-term character slippage between the bonded channels. In dual-channel mode this means that channels A and B must be clocked from a common reference.

Prior to the reception of valid data, a Word Sync Sequence (or that portion of one necessary to align the receive buffers) must be received on the bonded channels (within the allowable inter-channel skew window) to allow the Receive Elasticity Buffers to be centered. While normal characters may be output

prior to this alignment event, they are not necessarily aligned within the same word boundaries as when they were transmitted.

When RXCKSEL = LOW, both receive channels are clocked by REFCLK. RXCLKB± outputs are disabled (High-Z), and the RXCLKA± and RXCLKC+ outputs present buffered and delayed forms of REFCLK. In this mode, the receive Elasticity Buffers are enabled. For REFCLK clocking, the Elasticity Buffers must be able to insert K28.5 characters and delete framing characters as appropriate. While these insertions and deletions can take place at any time, they must occur at the same time on both channels that are bonded together. This is necessary to keep the data in the bonded channel-pair properly aligned. This insert and delete process is controlled by the master channel selected by the RXCLKB+ input as listed in Table 14.

When RXCKSEL = HIGH, the A and B channels are clocked by the selected recovered clock, as shown in Table 14. The output clock for the channel A/B bonded-pair is output continuously on RXCLKA±. The clock source for this output is selected from the recovered clock for channel A or channel B using the RXCLKB+ input.

Table 14. Dual-Channel Bonded Recovered Clock Select and Master Channel Select

RXCLKB+	Clock Source
	RXCLKA±
0	RXCLKA
1	RXCLKB

When data is output using a recovered clock (RXCKSEL = HIGH), receive channels are not allowed to insert and delete characters, except as necessary for Elasticity Buffer alignment.

Power Control

The CYP(V)(W)15G0201DXB supports user control of the powered up or down state of each transmit and receive channel. The receive channels are controlled by the RXLE signal and values present on the BOE [3:0] bus. The transmit channels are controlled by the OELE signal and the values present on the BOE[3:0] bus. Powering down unused channels will save power and reduce system heat generation. Controlling system power dissipation will improve the system performance.

Receive Channels

When RXLE = HIGH, the signals on the BOE[3:0] inputs directly control the power enables for the receive PLLs and analog circuits. When a BOE[3:0] input is HIGH, the associated receive channel [A and B] PLL and analog logic are active. When a BOE[3:0] input is LOW, the associated receive channel [A and B] PLL and analog logic are powered down. When RXLE returns LOW, the last values present on the BOE[3:0] inputs are captured. The specific BOE[3:0] input signal associated with a receive channel is listed in Table 9.

Any disabled receive channel will indicate a constant LFix output.

When a disabled receive channel is re-enabled, the status of the associated LFix output and data on the parallel outputs for the associated channel may be indeterminate for up to 10 ms.

Transmit Channels

When OELE is HIGH, the signals on the BOE[3:0] inputs directly control the power enables for the Serial Drivers. When BOE[3:0] input is HIGH, the associated Serial Driver is enabled. When BOE[3:0] input is LOW, the associated Serial Driver is disabled and powered down. If both Serial Drivers of a channel are disabled, the internal logic for that channel is powered down. When OELE returns LOW, the value present on the BOE[3:0] inputs are latched in the Output Enable Latch.

Device Reset State

When the CYP(V)(W)15G0201DXB is reset by the assertion of $\overline{\text{TRSTZ}}$, the Transmit Enable and Receive Enable Latches are both cleared, and the BIST Enable Latch is preset. In this state, all transmit and receive channels are disabled, and BIST is disabled on all channels.

Following a device reset, it is necessary to enable the transmit and receive channels used for normal operation. This can be done by sequencing the appropriate values on the BOE[3:0] inputs while the OELE and RXLE signals are raised and lowered. For systems that do not require dynamic control of power, or want the device to power up in a fixed configuration, it is also possible to strap the RXLE and OELE control signals HIGH to permanently enable their associated latches. Connection of the associated BOE[3:0] signals HIGH will then enable the respective transmit and receive channels as soon as the $\overline{\text{TRSTZ}}$ signal is deasserted.

Output Bus

Each receive channel presents a 12-signal output bus consisting of

- an 8-bit data bus
- a 3-bit status bus
- a parity bit.

The signals present on this output bus are modified by the present operating mode of the CYP(V)(W)15G0201DXB as selected by DECMODE. The bits are assigned per *Table 15*.

Table 15. Output Register Bit Assignments^[16]

Signal Name	DECMODE = LOW	DECMODE = MID or HIGH
RXSTx[2] (LSB)	COMDET _x	RXSTx[2]
RXSTx[1]	DOUTx[0]	RXSTx[1]
RXSTx[0]	DOUTx[1]	RXSTx[0]
RXDx[0]	DOUTx[2]	RXDx[0]
RXDx[1]	DOUTx[3]	RXDx[1]
RXDx[2]	DOUTx[4]	RXDx[2]
RXDx[3]	DOUTx[5]	RXDx[3]
RXDx[4]	DOUTx[6]	RXDx[4]
RXDx[5]	DOUTx[7]	RXDx[5]
RXDx[6]	DOUTx[8]	RXDx[6]
RXDx[7] (MSB)	DOUTx[9]	RXDx[7]

When the 10B/8B Decoder is bypassed (DECMODE = LOW), the framed 10-bit and a single status bit are presented at the receiver Output Register. The status output indicates if the character in the Output Register is one of the selected framing

Note:

16. The RXOP_x outputs are also driven from the associated Output Register, but their interpretation is under the separate control of PARCTL.

characters. The bit usage and mapping of the external signals to the raw 10B transmission character is shown in *Table 16*.

Table 16. Decoder Bypass Mode (DECMODE = LOW)

Signal Name	Bus Weight	10B Name
RXSTx[2] (LSB)	COMDET _x	
RXSTx[1]	2 ⁰	a
RXSTx[0]	2 ¹	b
RXDx[0]	2 ²	c
RXDx[1]	2 ³	d
RXDx[2]	2 ⁴	e
RXDx[3]	2 ⁵	i
RXDx[4]	2 ⁶	f
RXDx[5]	2 ⁷	g
RXDx[6]	2 ⁸	h
RXDx[7] (MSB)	2 ⁹	j

The COMDET_x status outputs operate the same regardless of the bit combination selected for character framing by the FRAMCHAR input. They are HIGH when the character in the Output Register contains the selected framing character at the proper character boundary, and LOW for all other bit combinations.

When the low-latency framer and half-rate receive port clocking are also enabled (RFMODE = LOW, RXRATE = HIGH, and RXCKSEL ≠ LOW), the framer will stretch the recovered clock to the nearest 20-bit boundary such that the rising edge of RXCLK_{x+} occurs when COMDET_x is present on the associated output bus.

When the Cypress or Alternate Mode Framer is enabled and half-rate receive port clocking is also enabled (RFMODE ≠ LOW and RXRATE = HIGH), the output clock is not modified when framing is detected, but a single pipeline stage may be added or subtracted from the data stream by the framer logic such that the rising edge of RXCLK_{x+} occurs when COMDET_x is present on the associated output bus.

This adjustment only occurs when the framer is enabled (RFEN = HIGH). When the framer is disabled, the clock boundaries are not adjusted, and COMDET_x may be asserted during the rising edge of RXCLK_{x-} (if an odd number of characters were received following the initial framing).

Parity Generation

In addition to the eleven data and status bits that are presented by each channel, an RXOP_x parity output is also available on each channel. This allows the CYP(V)(W)15G0201DXB to support ODD parity generation for each channel. To handle a wide range of system environments, the CYP(V)(W)15G0201DXB supports multiple different forms of parity generation including no parity. When the Decoders are enabled (DECMODE ≠ LOW), parity can be generated on

- the RXDx[7:0] character
- the RXDx[7:0] character and RXSTx[2:0] status.

When the Decoders are bypassed (DECMODE = LOW), parity can be generated on

- the RXDx[7:0] and RXSTx[1:0] bits
- the RXDx[7:0] and RXSTx[2:0] bits.



These modes differ in the number bits which are included in the parity calculation. For all cases, only ODD parity is provided which ensures that at least one bit of the data bus is always a logic-1. Those bits covered by parity generation are listed in *Table 17*.

Parity generation is enabled through the 3-level select PARCTL input. When PARCTL = LOW, parity checking is disabled, and the RXOPx outputs are all disabled (High-Z).

When PARCTL = MID (open) and the Decoders are enabled (DECMODE ≠ LOW), ODD parity is generated for the received and decoded character in the RXDx[7:0] signals and is presented on the associated RXOPx output.

When PARCTL = MID (open) and the Decoders are bypassed (DECMODE = LOW), ODD parity is generated for the received and decoded character in the RXDx[7:0] and RXSTx[1:0] bit positions.

When PARCTL = HIGH, ODD parity is generated for the RXDx[7:0] and the associated RXSTx[2:0] status bits.

Receive Status Bits

When the 10B/8B Decoder is enabled (DECMODE ≠ LOW), each character presented at the Output Register includes three associated status bits. These bits are used to identify

- if the contents of the data bus are valid
- the type of character present
- the state of receive BIST operations (regardless of the state of DECMODE)
- character violations
- and channel bonding status.

These conditions normally overlap; i.e., a valid data character received with incorrect running disparity is not reported as a valid data character. It is instead reported as a Decoder violation of some specific type. This implies a hierarchy or priority level to the various status bit combinations. The hierarchy and value of each status is listed in *Table 18* when channel bonding enabled and in *Table 19* when channel bonding is disabled.

Table 17. Output Register Parity Generation

Signal Name	Receive Parity Generate Mode (PARCTL)			
	LOW ^[17]	MID		HIGH
		DECMODE = LOW	DECMODE ≠ LOW	
RXSTx[2]				X ^[18]
RXSTx[1]		X		X
RXSTx[0]		X		X
RXDx[0]		X	X	X
RXDx[1]		X	X	X
RXDx[2]		X	X	X
RXDx[3]		X	X	X

Notes:

17. Receive path parity output drivers (RXOPx) are disabled (High-Z) when PARCTL = LOW.
18. When the Decoder is bypassed (DECMODE = LOW) and BIST is not enabled (Receive BIST Latch output is HIGH), RXSTx[2] is driven to a logic-0, except when the character in the output buffer is a framing character.

Table 17. Output Register Parity Generation

Signal Name	Receive Parity Generate Mode (PARCTL)			
	LOW ^[17]	MID		HIGH
		DECMODE = LOW	DECMODE ≠ LOW	
RXDx[4]		X	X	X
RXDx[5]		X	X	X
RXDx[6]		X	X	X
RXDx[7]		X	X	X

Receive Synchronization State Machine When Channel Bonding is Enabled

Each receive channel contains a Receive Synchronization State Machine. This machine handles loss and recovery of bit, channel, and word framing, and part of the control for channel bonding. This state machine is enabled whenever the receive channels are configured for channel bonding (RXMODE[1] ≠ LOW). Separate forms of the state machine exist for the two different types of status reporting. When operated without channel bonding (RXMODE[1] = LOW, RX Modes 0 and 1), these state machines are disabled and characters are decoded directly. In RX Mode 0 the RESYNC (111b) status is never reported. In RX Mode 1, neither the RESYNC (111b) or Channel Lock Detected (010b) status are reported.

Status Type-A Receive State Machine

This machine has four primary states: NO_SYNC, RESYNC, COULD_NOT_BOND, and IN_SYNC, as shown in *Figure 2*. The IN_SYNC state can respond with multiple status types, while others can respond with only one type.

Status Type-B Receive State Machine

This machine has four primary states: NO_SYNC, RESYNC, IN_SYNC, and RESYNC_IN_SYNC, as shown in *Figure 3*. Some of these state can respond with only one status value, while others can respond with multiple status types.

BIST Status State Machine

When a receive path is enabled to look for and compare the received data stream with the BIST pattern, the RXSTx[2:0] bits identify the present state of the BIST compare operation.

Within these status decodes, there are three modes of status reporting. The two normal or data status reporting modes (Type A and Type B) are selectable through the RXMODE[0] input. These status types allow compability with legacy systems, while allowing full reporting in new systems. The third status mode is used for reporting receive BIST status and progress. These status values are generated in part by the Receive Synchronization State Machine, and are listed in *Table 18*. The receive status when the channels are operated independently with channel bonding disabled is shown in *Table 19*. The receive status when Receive BIST is enabled is shown in *Table 20*.




The BIST state machine has multiple states, as shown in Figure 4 and Table 18. When the receive PLL detects an out-of-lock condition, the BIST state is forced to the Start-of-BIST state, regardless of the present state of the BIST state machine. If the number of detected errors ever exceeds the number of valid matches by greater than 16, the state machine is forced to the WAIT_FOR_BIST state where it monitors the interface for the first character of the next BIST sequence (D0.0). Also, if the Elasticity Buffer ever hits an overflow/underflow condition, the status is forced to the BIST_START until the buffer is re centered (approximately nine character periods).

To ensure compatibility between the source and destination BIST operating modes, the sending and receiving ends of the link must use the same receive clock setup (RXCKSEL = MID or RXCKSEL ≠ MID).

Table 18. Receive Character Status Bits when Channel Bonding is Enabled

RXSTx[2:0]	Priority	Description	
		Type-A Status	Type-B Status
000	7	Normal Character Received. The valid Data character on the output bus meets all the formatting requirements of Data characters listed in Table 24.	
001	7	Special Code Detected. The valid special character on the output bus meets all the formatting requirements of Special Code characters listed in Table 25, but is not the presently selected framing character or a Decoder violation indication.	
010	2	Receive Elasticity Buffer Underrun/Overrun Error. The receive buffer was not able to add/drop a K28.5 or framing character.	Channel Lock Detected. Asserts when the bonded channels have detected RESYNC within the allotted window. Presented only on the last cycle before aligned data is presented.
011	5	Framing Character Detected. This indicates that a character matching the patterns identified as a framing character (as selected by FRAMCHAR) was detected. The decoded value of this character is present in the associated output bus.	
100	4	Codeword Violation. The character on the output bus is a C0.7. This indicates that the received character cannot be decoded into any valid character.	
101	1	Loss of Sync. The character on the bus is invalid, due to an event that has caused the receive channels to lose synchronization. When channel bonding is enabled, this indicates that one or more channels have either lost bit synchronization (loss of character framing), or that the bonded channels are no longer in proper character alignment. When the channels are operated independently (with the Decoder enabled), this indicates a PLL Out of Lock condition.	Loss of Sync. The character on the bus is invalid, due to an event that has caused the receive channels to lose synchronization. When channel bonding is enabled, this indicates that one or more channels have either lost bit synchronization (loss of character framing), or that the bonded channels are no longer in proper character alignment. When the channels are operated independently (with the Decoder enabled), this indicates a PLL Out of Lock condition. Also used to indicate receive Elasticity Buffer underflow/ overflow errors.
110	6	Running Disparity Error. The character on the output bus is a C4.7, C1.7, or C2.7.	
111	3	Resync. The receiver state machine is in the Resynchronization state. In this state the data on the output bus reflects the presently decoded FRAMCHAR.	



#	State Transition Conditions
1	Deskew Window Expired
2	FRAMCHAR Detected
3	(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Any Decoder Error)
4	Four Consecutive FRAMCHAR Detected
5	(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Four Consecutive Decoder Errors) OR (Invalid Minus Valid = 4)
6	Valid Character other than a FRAMCHAR

Figure 2. Status Type-A Receive State Machine