imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





EZ-PD[™] CCG3PA Datasheet

USB Type-C Port Controller

General Description

EZ-PD[™] CCG3PA is Cypress' highly integrated USB Type-C port controller that complies with the latest USB Type-C and PD standards and is targeted for PC power adapters, mobile chargers, car chargers, and power bank applications. In such applications, CCG3PA provides additional functionalities and BOM integration advantages. CCG3PA uses Cypress' proprietary M0S8 technology with a 32-bit Arm[®] Cortex[™]-M0 processor, 64-KB flash, a complete Type-C USB-PD transceiver, all termination resistors required for a Type-C port, an integrated feedback control circuitry for voltage (VBUS) regulation and system-level ESD protection. It is available in 24-pin QFN and 16-pin SOIC packages.

Features

Type-C Support and USB-PD Support

- Supports USB PD3.0 Version 1.1 Spec including Programmable Power Supply Mode
- Configurable resistors R_P and R_D
- Supports one USB Type-C port and one Type-A port

2x Legacy/Proprietary Charging Blocks

- Supports QC 4.0, Apple charging 2.4A, AFC, BC 1.2
- Integrates all required terminations on DP/DM lines

Integrated Voltage (VBUS) Regulation and Current Sense Amplifier

- Analog regulation of secondary side feedback node (direct feedback or opto coupler)
- Integrated shunt regulator function for VBUS control
- Constant current or constant voltage mode
- Supports low-side current sensing for constant current control

System-Level Fault Protection

- VBUS to CC Short Protection
- On-chip OVP, OCP, UVP, and SCP
- Supports OTP through integrated ADC circuit

32-bit MCU Subsystem

- Arm Cortex-M0 CPU
- 64-KB Flash
- 8-KB SRAM

Clocks and Oscillators

Integrated oscillator eliminating the need for external clock

Power

■ 3.0-V to 24.5-V operation (30-V tolerant)

System-Level ESD Protection

- On CC, VBUS_C_MON_DISCHARGE, DP0, DM0, P2.2, and P2.3 pins
- ±8-kV Contact Discharge and ±15-kV Air Gap Discharge based on IEC61000-4-2 level 4C

Packages


- 24-pin QFN and 16-pin SOIC
- Supports extended industrial temperature range (-40 °C to +105 °C)

198 Champion Court


San Jose, CA 95134-1709
 408-943-2600
 Revised March 2, 2018



Logic Block Diagram



Internal Block Diagram





Contents

Functional Overview	4
MCU Subsystem	4
USB-PD Subsystem (SS)	4
Integrated Digital Blocks	5
I/O Subsystem	. 5
Power Systems Overview	
Pinouts	7
CCG3PA Programming and Bootloading	10
Programming the Device Flash over SWD Interface.	10
Application Diagrams	12
Electrical Specifications	17
Absolute Maximum Ratings	. 17
Device-Level Specifications	17
Digital Peripherals	21
System Resources	23

	~~
Ordering Information	29
Ordering Code Definitions	29
Package Diagrams	30
Acronyms	
Document Conventions	34
Units of Measure	34
Document History Page	35
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	37
Technical Support	
11	



Functional Overview

MCU Subsystem

CPU

The Cortex-M0 CPU in EZ-PD CCG3PA is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating.

The CPU also includes a serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for EZ-PD CCG3PA has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The EZ-PD CCG3PA device has a flash module with one bank of 64-KB flash, a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

USB-PD Subsystem (SS)

The USB-PD subsystem provides the interface to the Type-C USB port. This subsystem comprises a current sense amplifier, a high-voltage regulator, OVP, OCP, and supply switch blocks. This subsystem also includes all ESD required and supported on the Type-C port.

USB-PD Physical Layer

The USB-PD Physical Layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel based on the PD 3.0 standard. All communication is half-duplex. The Physical Layer or PHY practices collision avoidance to minimize communication errors on the channel.

The USB-PD block includes all termination resistors (R_P and R_D) and their switches as required by the USB-PD spec. R_P and R_D resistors are required to implement connection detection, plug orientation detection, and for establishing USB DFP/UFP roles. The R_P resistor is implemented as a current source.

According to the USB Type-C spec, a Type-C controller such as CCG3PA must present certain termination resistors depending on its role in its unpowered state. The Sink role in a power bank application requires R_D resistors to be present on the CC pins whereas the DFP role, as in a power adapter, requires both CC lines to be open. To be flexible for such applications, CCG3PA includes the resistors required in the unpowered state on separate pads or pins. The dead battery R_D resistors are available on separate pads. The dead battery R_D is implemented as a bond option on parts for Power Bank applications. In these parts, each CC pin is bonded out together with its corresponding dead battery R_D resistor. On part numbers for the DFP application, the CC pins are not bonded with the dead battery R_D .

ADC

The ADC is a low-footprint 8-bit SAR ADC that is available for general-purpose A-D conversion applications in the chip. This ADC can be accessed from all GPIOs and the DP/DM pins through an on-chip analog mux. CCG3PA contains two instances of the ADC. The voltage reference for the ADCs is generated either from the VDDD supply or from internal bandgap. When sensing the GPIO pin voltage with an ADC, the pin voltage cannot exceed the VDDIO supply value.

Charger Detection

The two charger detection blocks connected to the two pairs of DP/DM pins allow CCG3PA to detect conventional battery chargers conforming to BC 1.2, and the following proprietary charger specifications: Apple, Qualcomm's QuickCharge 4.0, and Samsung AFC.

VBUS Overcurrent and Overvoltage Protection

The CCG3PA chip has an integrated hardware block for VBUS overvoltage protection (OVP)/overcurrent protection (OCP) with configurable thresholds and response times on the Type C port.

VBUS Short Protection

CCG3PA provides four VBUS short protection pins: CC1, CC2, P2.2, and P2.3. These pins are protected from accidental shorts to high-voltage VBUS. Accidental shorts may occur because the CC1 and CC2 pins are placed next to the VBUS pins in the USB Type-C connector. A Power Delivery controller without the high-voltage VBUS short protection will be damaged in the event of accidental shorts. When the protection circuit is triggered, CCG3PA can handle up to 17 V forever and between 17 V to 22 VDC for 1000 hours on the OVT pins. When a VBUS short event occurs on the CC pins, a temporary high-ringing voltage is observed due to the RLC elements in the USB Type-C cable. Without CCG3PA connected, this ringing voltage can be twice (44 V) the maximum VBUS voltage (21.5 V). However, when CCG3PA is connected, it is capable of clamping temporary high-ringing voltage and protecting the CC pin using IEC ESD protection diodes.

Low-side Current Sense Amplifier (CSA)

The CCG3PA chip also has an integrated low-side current sense amplifier that is capable of detecting current in the order of 100 mA across a 5 m Ω external resistor. It also supports constant current mode of operation in power adapter application as a provider.

PFET Gate Drivers on VBUS Path

CCG3PA has two integrated PFET gate drivers to drive external PFETs on the VBUS provider and consumer path. The VBUS_P_CTRL gate driver has an active pull-up, and thus can drive high, low or High-Z.

The VBUS_C_CTRL gate driver can drive only low or high-Z, thus requiring an external pull-up. These pins are VBUS voltage-tolerant.

VBUS Discharge FETs

CCG3PA also has two integrated VBUS discharge FETs used to discharge VBUS to meet the USB-PD specification timing on a detach condition. VBUS Discharge FET on the provider side can be used to accelerate the ramp down of VBUS to default 5V on the secondary side.

Voltage (VBUS) Regulation

CCG3PA contains an integrated feedback control circuitry (for AC/DC applications) for secondary side control with analog regulation of the feedback/cathode pins to achieve the appro-



priate voltage on VBUS pin as per the negotiated contract with the peer device over Type-C.

Integrated Digital Blocks

Serial Communication Blocks (SCB)

EZ-PD CCG3PA has two SCBs, which can be configured to implement an I^2 C, SPI, or UART interface. The hardware I^2 C blocks implement full multi-master and slave interfaces capable of multimaster arbitration. In the SPI mode, the SCB blocks can be configured to act as master or slave.

In the I^2C mode, the SCB blocks are capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and have flexible buffering options to reduce interrupt overhead and latency for the CPU. These blocks also support I^2C that creates a mailbox address range in the memory of EZ-PD CCG3PA and effectively reduce I^2C communication to reading from and writing to an array in memory. In addition, the blocks support 8-deep FIFOs for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduce the need for clock stretching caused by the CPU not having read data on time.

The I²C peripherals are compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/Os are implemented with GPIO in open-drain modes.

The I^2C port on the SCB blocks of EZ-PD CCG3PA are not completely compliant with the I^2C spec in the following aspects:

- The GPIO cells for SCB 1's I²C port are not overvoltage-tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8-mA I_{OL} with a V_{OL} maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the bus load.

Timer/Counter/PWM Block (TCPWM)

EZ-PD CCG3PA has four TCPWM blocks. Each implements a 16-bit timer, counter, pulse-width modulator (PWM), and quadrature decoder functionality. The block can be used to measure the period and pulse width of an input signal (timer),

find the number of times a particular event occurs (counter), generate PWM signals, or decode quadrature signals.

I/O Subsystem

EZ-PD CCG3PA has up to 12 GPIOs of which, some of them can be re-purposed to support functions of SCB (I^2C , UART, SPI). GPIO pins P0.0 and P0.1 are overvoltage-tolerant (OVT) (upto 7V).

The GPIO block implements the following:

- Seven drive strength modes:
 - Input only
- Weak pull-up with strong pull-down
- Strong pull-up with weak pull-down
- Open drain with strong pull-down
- Open drain with strong pull-up
- Strong pull-up with strong pull-down
- Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve EMI

During power-on and reset, the I/O pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Port pins P1.0 and P1.1 can be configured to indicate Fault for OCP/SCP/OVP/UVP conditions. Any two fault conditions can be mapped to two GPIOs or all the four faults can be OR'ed to indicate over one GPIO.



Power Systems Overview

CCG3PA can operate from two possible external supply sources: VBUS_IN_DISCHARGE (3.0 V–24.5 V) or VDDD (2.7 V–5.5 V). When powered through VBUS_IN_DISCHARGE, the internal regulator generates VDDD of 3.3 V for chip operation. The regulated supply, VDDD, is either used directly inside some analog blocks or further regulated down to VCCD (1.8 V), which powers majority of the core using the regulators. CCG3PA has three different power modes: Active, Sleep, and Deep Sleep. Transitions between these power modes are managed by the power system. When powered through the VBUS_IN_DISCHARGE pin, VDDD cannot be used to power external devices and should be connected to a 1-µF capacitor for the regulator stability only. These pins are not supported as power supplies. Refer to the application diagrams for capacitor connections.

Table 1. CCG3PA Power Modes

Mode	Description
Power-On Reset (POR)	Power is valid and an internal reset source is asserted or SleepController is sequencing the system out of reset.
ACTIVE	Power is valid and CPU is executing instructions.
SLEEP	Power is valid and CPU is not executing instructions. All logic that is not operating is clock gated to save power.
DEEP SLEEP	Main regulator and most blocks are shut off. DeepSleep regulator powers logic, but only low-frequency clock is available.




Figure 1. Power System Requirement Block Diagram



Pinouts

Table 2. CCG3PA Pin Descriptions

Tolerant to temporary short to VBUS pin.	24-Pin QFN	16-Pin SOIC	Pin Name	Description
2 - P1.1 SP01 t pin 1: GPIOUART 1, RTS/2C_SCL_1 ^{1[1]} / TCPWM_line_1 ^[3] , Programmable 3 5 VBUS_P_CTRL Provider (PMOS) FET control (30-V Tolerant) 1: Path OFF 4 - VBUS_C_CTRL VBUS Consumer (PMOS) FET control (30-V Tolerant) 2: Path OFF 5 - DP1/P1.2 USB br/Port 1 pin 2: GPIO/UART_1_TX1/AFC/QC/BC 1.2/Apple Charging/No IEC 6 - DM1/P1.3 USB br/Port 1 pin 3: GPIO/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_DAT_0/P0.0 Port 0 pin 0: GPIO/OVART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_LCLK_0/P0.1 Port 2 pin 0: GPIO/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_CLK_0/P0.1 Port 2 pin 0: GPIO/VART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_CLK_0/P0.1 Port 2 pin 0: GPIO/VART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 10 - P2.1 Port 2 pin 1: GPIO/TCPWM_line_1/UART_0_TX0 11 9 VBUS C_MON_DIS- CHARGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short t	1	-	P1.0	Port 1 pin 0: GPIO/UART_1_CTS/I2C_SDA_1 ^[1] / TCPWM_line_0 ^[2] , Programmable SCP/OCP/OVP/UVP Fault indication
3 5 VBUS_P_CTRL Provider (PMOS) FET control (30-V Tolerant) 1: Path OFF 4 - VBUS_C_CTRL VBUS_C_TRL VBUS_TRL	2	_	P1.1	Port 1 pin 1: GPIO/UART_1_RTS/I2C_SCL_1 ^[1] / TCPWM_line_1 ^[3] , Programmable SCP/OCP/OVP/UVP Fault indication
4 - VBUS_C_CTRL 0: Path ON 5 - DP1/P1.2 USB D+/Port 1 pin 2: GPI0/UART_1_TX1/AFC/QC/BC 1.2/Apple Charging/No IEC 6 - DM1/P1.3 USB D-/Port 1 pin 3: GPI0/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_DAT_0/P0.0 Port 0 pin 0: GPI0/OVT/I2C_SDA_0/TCPWM_line_0/UART_0_CTS 8 7 SWD_CLK_0/P0.1 Port 0 pin 1: GPI0/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS 9 8 AXRES/P2.0 Port 2 pin 0: GPI0/Alternate XRES ^[4] /TCPWM_line_0/UART_0_TX0 10 - P2.1 Port 2 pin 1: GPI0/TCPWM_line_1//UART_0_RX0 11 9 VBUS_C_MON_DIS- CHÄRGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPI0 with Open drain with pull-up assist. Configurable as GPI0_20VT/I2C_SDA_1/IEC 13 - P2.3 Port 2 pin 3: GPI0 with Ober drain with pull-up assist. Configurable as GPI0_20VT/I2C_SCL_1/IEC. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB	3	5	VBUS_P_CTRL	0: Path ON
6 - DM1/P1.3 USB D-/Port 1 pin 3: GPIO/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC 7 6 SWD_DAT_0/P0.0 Port 0 pin 0: GPIO/OVT/I2C_SDL_0/TCPWM_line_0/UART_0_CTS 8 7 SWD_CLK_0/P0.1 Port 0 pin 1: GPIO/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS 9 8 AXRES/P2.0 Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0/UART_0_TX0 10 - P2.1 Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0/UART_0_TX0 11 9 VBUS_C_MON_DIS- CHARGE_IS Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short to VBUS pin. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DPO/P3.0 USB D	4	-	VBUS_C_CTRL	0: Path ON
7 6 SWD_DAT_0/P0.0 Port 0 pin 0: GPI0/OVT/I2C_SDA_0/TCPWM_line_0/UART_0_CTS 8 7 SWD_CLK_0/P0.1 Port 0 pin 1: GPI0/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS 9 8 AXRES/P2.0 Port 2 pin 0: GPI0/Alternate XRES ^[4] /TCPWM_line_0/UART_0_TX0 10 - P2.1 Port 2 pin 0: GPI0/Alternate XRES ^[4] /TCPWM_line_0/UART_0_TX0 11 9 VBUS_C_MON_DIS- CHARGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPI0 with Open drain with pull-up assist. Configurable as GPI0_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPI0 with Open drain with pull-up assist. Configurable as GPI0_20VT/I2C_SCL_1/IEC. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB b-/Port 3 pin 1: GPI0/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB b-/Port 3 pin 0: GPI0/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS IN DIS CHARGE VBUS Power IN (3.0 V-24.5 V) with Intern	5	-	DP1/P1.2	USB D+/Port 1 pin 2: GPIO/UART_1_TX1/AFC/QC/BC 1.2/Apple Charging/No IEC
8 7 SWD_CLK_0/P0.1 Port 0 pin 1: GPIO/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS 9 8 AXRES/P2.0 Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0//UART_0_TX0 10 - P2.1 Port 2 pin 1: GPIO/TCPWM_line_1//UART_0_RX0 11 9 VBUS_CANON_DIS- CHARGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short to VBUS pin. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB D+/Port 3 pin 0: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS_IN_DIS CHARGE VBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET 19 16 CSP CS +: Current sense input<	6	-	DM1/P1.3	USB D-/Port 1 pin 3: GPIO/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC
9 8 AXRES/P2.0 Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0//UART_0_TX0 10 - P2.1 Port 2 pin 1: GPIO/TCPWM_line_1//UART_0_RX0 11 9 VBUS_C_MON_DIS- CHÁRGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Toterant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Toterant to temporary short to VBUS pin. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS IN DIS CHÁRGE VBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET 19 16 CSP CS +: Current sense input 20 1 FB Voltage regulation feedback pin 21	7	6	SWD_DAT_0/P0.0	Port 0 pin 0: GPIO/OVT/I2C_SDA_0/TCPWM_line_0/UART_0_CTS
10 - P2.1 Port 2 pin 1: GPIO/TCPWM_line_1//UART_0_RX0 11 9 VBUS_CHARGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short to VBUS pin. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS_IN_DIS CHARGE VBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET 20 1 FB Voltage regulation feedback pin 21 2 CATH/COMP Cathode of voltage regulation and compensation for other applications 22 15 GN	8	7	SWD_CLK_0/P0.1	Port 0 pin 1: GPIO/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS
11 9 VBUS_C_MON_DIS- CHÄRGE Type C VBUS Monitor with Internal Discharge FET 12 - P2.2 Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short to VBUS pin. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS_IN_DIS CHÄRGE VBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET 19 16 CSP CS +: Current sense input 20 1 FB Voltage regulation feedback pin 21 2 CATH/COMP Cathode of voltage regulation and compensation for other applications 22 15 GND Ground 23 3 <t< td=""><td>9</td><td>8</td><td>AXRES/P2.0</td><td>Port 2 pin 0: GPIO/Alternate XRES^[4]/TCPWM_line_0//UART_0_TX0</td></t<>	9	8	AXRES/P2.0	Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0//UART_0_TX0
11 0 CHARGE Figure 0 block which internation with international optical 12 - P2.2 Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. 13 - P2.3 Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. 14 10 CC2 Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 15 11 CC1 Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin. 16 12 DM0/P3.1 USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC 17 13 DP0/P3.0 USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC 18 14 VBUS_IN_DIS CHARGE VBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET 19 16 CSP CS +: Current sense input 20 1 FB Voltage regulation feedback pin 21 2 CATH/COMP Cathode of voltage regulation and compensation for other applications 22 15 GND Ground 18-V CcD 23 3 VDDD Power Input: 2.7 V-5.5 V	10	_	P2.1	Port 2 pin 1: GPIO/TCPWM_line_1//UART_0_RX0
12 - P2.2 Tolerant to temporary short to VBUS pin. -	11	9	VBUS_C_MON_DIS- CHARGE	Type C VBUS Monitor with Internal Discharge FET
13-F2.3Tolerant to temporary short to VBUS pin.1410CC2Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin.1511CC1Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin.1612DM0/P3.1USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC1713DP0/P3.0USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC1814VBUS_IN_DIS CHÄRGEVBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V-5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	12	_	P2.2	Port 2 pin 2: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SDA_1/IEC. Tolerant to temporary short to VBUS pin
1410CC2VBUS pin.1511CC1Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin.1612DM0/P3.1USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC1713DP0/P3.0USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC1814VBUS IN DIS CHARGEVBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V-5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	13	_	P2.3	Port 2 pin 3: GPIO with Open drain with pull-up assist. Configurable as GPIO_20VT/I2C_SCL_1/IEC. Tolerant to temporary short to VBUS pin.
1311CC1VBUS pin.1612DM0/P3.1USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC1713DP0/P3.0USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC1814VBUS IN DIS CHARGEVBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V-5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	14	10	CC2	
1713DP0/P3.0USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC1814VBUS IN DIS CHARGEVBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V-5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	15	11	CC1	
1814VBUS_IN_DIS CHARGEVBUS Power IN (3.0 V-24.5 V) with Internal Discharge FET1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V-5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	16	12	DM0/P3.1	USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC
1014CHARGEVD00 Fower IN (0.0 V=24.0 V) with internal Discharge FE I1916CSPCS +: Current sense input201FBVoltage regulation feedback pin212CATH/COMPCathode of voltage regulation and compensation for other applications2215GNDGround233VDDDPower Input: 2.7 V=5.5 V244VCCD1.8-V Core Voltage pin (not intended for use as a power source)	17	13	DP0/P3.0	USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC
20 1 FB Voltage regulation feedback pin 21 2 CATH/COMP Cathode of voltage regulation and compensation for other applications 22 15 GND Ground 23 3 VDDD Power Input: 2.7 V–5.5 V 24 4 VCCD 1.8-V Core Voltage pin (not intended for use as a power source)	18	14	VBUS_IN_DIS CHARGE	VBUS Power IN (3.0 V–24.5 V) with Internal Discharge FET
21 2 CATH/COMP Cathode of voltage regulation and compensation for other applications 22 15 GND Ground 23 3 VDDD Power Input: 2.7 V–5.5 V 24 4 VCCD 1.8-V Core Voltage pin (not intended for use as a power source)	19	16	CSP	CS +: Current sense input
22 15 GND Ground 23 3 VDDD Power Input: 2.7 V–5.5 V 24 4 VCCD 1.8-V Core Voltage pin (not intended for use as a power source)	20	1	FB	Voltage regulation feedback pin
23 3 VDDD Power Input: 2.7 V–5.5 V 24 4 VCCD 1.8-V Core Voltage pin (not intended for use as a power source)	21	2	CATH/COMP	Cathode of voltage regulation and compensation for other applications
24 4 VCCD 1.8-V Core Voltage pin (not intended for use as a power source)	22	15	GND	Ground
	23	3	VDDD	Power Input: 2.7 V–5.5 V
– – EPAD Ground	24	4	VCCD	1.8-V Core Voltage pin (not intended for use as a power source)
	-	_	EPAD	Ground

Note

Out of the two SCB blocks (SCB0 and SCB1), while the SCB0's I2C functionality is mapped out to the P0.0/P0.1 GPIO pins, the I2C functionality of SCB1 provides flexibility to have it mapped either on P1.0/P1.1 OR P2.2/P2.3 GPIO pins.
 TCPWM_line_0 can be mapped to port pins P1.0, P0.0, P2.0 or P2.2.
 TCPWM_line_1 can be mapped to port pins P1.1, P0.1, P2.1 or P2.3.

AXRES pin will be internally pulled up during the Power On I/O initialization time (see Table 6 for more details).
 See Table 9 and Table 10 for specifications related to these pins.



Port	24-QFN	16-SOIC	SCI	B Function		TCPWM Fault		Cap	ection ability	USE	B Charg	ging Sig	gnal	IEC4
Pin	Pin#	Pin#	UART	SPI	I2C		Indicator	VBUS Short	οντ	AFC	QC	BC1.2	Apple	
P0.0	7	6	UART_0_CTS	SPI_1_MO SI	I2C_0_ SDA	TCPWM_line _0:0	-	-	Yes	-	-	-	-	-
P0.1	8	7	UART_0_RTS	SPI_1_MIS O	I2C_0_ SCL	TCPWM_line _1:0	-	-	Yes	-	-	-	-	-
P1.0	1		UART_1_CTS	SPI_0_SEL	I2C_1_ SDA:1	TCPWM_line _2:1	Yes	-	-	-	-	-	-	-
P1.1	2		UART_1_RTS	SPI_0_MIS O	I2C_1 SCL:1	TCPWM_line _3:1	Yes	-	-	-	-	-	-	-
P1.2	5		UART_1_TX1	SPI_0_MO SI	_	-	-	-	-	D+	D+	D+	D+	-
P1.3	6		UART_1_RX1	SPI_0_CLK	_	-	-	-	-	D-	D-	D-	D-	-
P2.0	9	8	UART_0_TX0	SPI_1_SEL	-	TCPWM_line _2:0	-	-	-	-	-	-	-	-
P2.1	10		UART_0_RX0	SPI_1_CLK	_	TCPWM_line _3:0	-	-	-	-	-	-	-	-
P2.2	12		UART_0_TX1	-	I2C_1_ SDA:0	TCPWM_line _0:1	-	Yes	-	-	-	-	-	Yes
P2.3	13		UART_0_RX1	-	I2C_1_ SCL:0	TCPWM_line _1:1	-	Yes	_	-	-	-	Ι	Yes
P3.0	17	13	UART_1_TX0	-	-	-	-	-	_	D+	D+	D+	D+	Yes
P3.1	16	12	UART_1_RX0	_	_	_	_	_	_	D-	D-	D-	D-	Yes

Table 3. GPIO Ports, Pins and Their Functionality










Figure 2. Pinout of 24-QFN Package (Top View)









CCG3PA Programming and Bootloading

There are two ways to program application firmware into a CCG3PA device:

1. Programming the device flash over SWD Interface

2. Application firmware update over CC interface

Generally, the CCG3PA devices are programmed over SWD interface only during development or during the manufacturing process of the end product. Once the end product is manufactured, the CCG3PA device's application firmware can be updated via the CC bootloader interface.


Programming the Device Flash over SWD Interface

CCG3PA family of devices can be programmed using the SWD interface. Cypress provides a programming kit (CY8CKIT-002 MiniProg3 Kit) called MiniProg3 and PSoC Programmer Software which can be used to program the flash as well as debug firmware. The flash is programmed by downloading the information from a hex file. This hex file is a binary file generated as an output of building the firmware project in PSoC Creator Software. Click here for more information on how to use the MiniProg3 programmer. There are many third party programmers that support mass programming in a manufacturing environment.

As shown in the block diagram in Figure 4, the SWD_0_DAT and SWD_0_CLK pins are connected to the host programmer's SWDIO (data) and SWDCLK (clock) pins respectively. During SWD programming, the CCG3PA device has to be powered by the host programmer by connecting its VTARG (power supply to the target device) to VDDD pin of CCG3PA device. While programming over SWD interface, the CCG3PA device cannot receive power through VBUS IN DISCHARGE.

The CCG3PA device family does not have the XRES pin. Due to that, the XRES line from the host programmer remains unconnected, and hence programming using Reset Mode is not supported. In other words, CCG3PA devices are supported by Power Cycle programming mode only since XRES line is not used. Contact Cypress for further details on CYPD3XXX Programming Specifications.








Application Firmware Update over CC Interface

For bootloading CCG3PA applications, the CY4532 CCG3PA EVK can be used to send programming and configuration data as Cypress specific Vendor Defined Messages (VDMs) over the CC line. The CY4532 CCG3PA EVK's Power Board is connected to the system containing CCG3PA device on one end and a Windows PC running the EZ-PD[™] Configuration Utility as shown in Figure 5 on the other end to bootload the CCG3PA device.








Application Diagrams

Figure 6 and Figure 7 show the application diagrams of CCG3PA-based Power Adapter with Opto-Coupler Feedback control using 16-pin SOIC and 24-pin QFN parts respectively. In an opto-feedback power adapter, CCG3PA implements a shunt regulator and the feedback to the primary controller is through an opto-coupler. The current drawn through the CATH path is proportional to the potential difference between FB pin and the internal bandgap reference voltage. At default 5-V VBUS, the FB pin will be held at the voltage set by the bandgap reference voltage using internal VBUS resistor dividers.

If VBUS needs to be changed from default 5 V, using internal IDACs and an error amplifier, CCG3PA draws a proportional current through the CATH pin. This in turn gets coupled to the primary controller through the opto-coupler.

Figure 6. CCG3PA Based Power Adapter Application Diagram with Opto Coupler Feedback Control (16-pin SOIC Device)



To Programming Header (Not needed for final production)



Figure 7. CCG3PA Based Power Adapter Application Diagram with Opto Coupler Feedback Control (24-pin QFN Device)







Figure 8 shows the application diagram of CCG3PA based power adapter with Direct Feedback control. In this application, VBUS is maintained at a constant voltage. The default value of VBUS upon power up (which is usually at 5 V) is set up by choosing the appropriate resistor divider that will set the FB node at a voltage expected by the secondary controller.

Feedback node is regulated using internal IDACs. Whenever a change in VBUS voltage is needed, CCG3PA will either source or sink a proportional current at feedback node, based on the amount of voltage change needed.





To Programming Header (Not needed for final production)



GND

Figure 9 shows the application diagram of a CCG3PA based power adapter application with direct feedback control for two port car charger. The car charger application can charge portable devices connected to the Type-C and Type-A port simultaneously. The Type-C port supports USBPD 3.0 QC 4.0, Apple Charging 2.4A, and AFC. The Type-A port supports QC 3.0, Apple Charging and AFC.




Figure 9. CCG3PA Based Power Adapter Application with Direct Feedback Control for Two Port Car Charger

header (not needed for final production)



Figure 10 shows the application diagram of a CCG3PA based power bank application. It shows dual port power bank implementation using CCG3PA device. The power bank application can charge portable devices connected to the Type-C and Type-A port simultaneously. The Type-C port can be configured to support USBPD 3.0 QC 4.0, Apple Charging 2.4A, and AFC. The Type-A port can be configured to support QC3.0, Apple Charging, and AFC.

The battery can be charged from Type-C and USBPD power adapters or BC1.2 power adapters.




Figure 10. CCG3PA Power Bank Application Diagram





Electrical Specifications

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{BUS_MAX}	Max supply voltage relative to V _{SS} on VBUS_IN_DISCHARGE and – – 30 V VBUS_C_MON_DISCHARGE pins		V			
V _{DDD_MAX}	Max supply voltage relative to V_{SS}	-	-	6	V	
V _{CC_PIN_ABS}	Max voltage on CC1, CC2 pins and port pins P2.2 and P2.3 for applicable devices	_	-	22 ^[6]	V	Absolute max
V _{GPIO_ABS}	GPIO voltage	-0.5	_	V _{DDD} +0.5	V	
I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	
I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}			mA	Absolute max, current injected per pin	
V _{GPIO_OVT_ABS}	OVT GPIO voltage	-0.5	-	6	V	Applicable to port pins P0.0 and P0.1
ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	-
LU	Pin current for latch-up	-100	_	100	mA	-
ESD_IEC_CON	Electrostatic discharge IEC61000-4-2 8000 – –		V	Contact discharge on CC1, CC2, VBUS, P2.2 and P2.3 pins		
ESD_IEC_AIR	Electrostatic discharge IEC61000-4-2	15000	_	-	V	Air discharge for DPLUS, DMINUS, CC1, CC2, VBUS, P2.2 and P2.3 pins

Device-Level Specifications

All specifications are valid for –40 $^{\circ}C$ \leq T_A \leq 105 $^{\circ}C$ and T_J \leq 120 $^{\circ}C,$ except where noted. Table 5. DC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.PWR#2	V _{DDD}	Power Supply Input Voltage	2.7	-	5.5	V	Sink mode, –40 °C \leq T _A \leq 105 °C.
SID.PWR#2_A	V _{DDD}	Power Supply Input Voltage	3.0	-	5.5	V	Source mode, $-40 \text{ °C} \le T_A \le 105 \text{ °C}$.
SID.PWR#3	V _{BUS_IN}	Power Supply Input Voltage	3.0	_	24.5	V	$-40 \ ^{\circ}C \leq T_{A} \leq 105 \ ^{\circ}C.$
SID.PWR#5	V _{CCD}	Output Voltage for core Logic	-	1.8	-	V	-
SID.PWR#13	C _{exc}	Power supply decoupling capacitor for V _{DDD}	0.8	1	-	μF	X5R ceramic or better
SID.PWR#14	C _{exv}	Power supply decoupling capacitor for VBUS_IN_DISH- CARGE	1	0.1	Ι	μF	X5R ceramic or better

Note

As per USB PD specification, maximum allowed VBUS = 21.5V.



Table 5. DC Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Active Mode. Ty	pical values m	easured at V _{DDD} = 5.0V or V _{BL}	_{JS} = 5.0	V and	T _A = 25	[°] C.	
SID.PWR#8	I _{DD_A}	Supply current from V _{BUS} or V _{DDD}	-	10	-	mA	V_{DDD} = 5 V OR V_{BUS} = 5 V, T_A = 25 °C. CC1/CC2 in Tx or Rx, no I/O sourcing current, 2 SCBs at 1 Mbps, EA/ADC/CSA/UVOV ON, CPU at 24 MHz.
Sleep Mode. Typ	ical values me	asured at V_{DD} = 3.3 V and T_A	= 25 °C	•			
SID25A	I _{DD_S}	CC, I ² C, WDT wakeup on. IMO at 24 MHz.	_	3	_	mA	V_{DDD} = 3.3 V, T_A = 25 °C, All blocks except CPU are on, CC IO on, EA/ADC/CSA/UVOV On.
Deep Sleep Mod	e. Typical valu	es measured at T _A = 25 °C.					
SID_PA_DS_UA	I _{DD_PA_DS_UA}	V _{BUS} = 4.5 to 5.5 V. CC Attach, I ² C, WDT Wakeup on	_	100	_	μΑ	Power Adapter/Charger application Power Source = V_{BUS} = 5 V, T_A = 25 °C, Type-C Not Attached. CC Attach, I ² C and WDT enabled for Wakeup.
SID_PA_DS_A	I _{DD_PA_DS_A}	V _{BUS} = 3.0 to 24.5 V. CC, I ² C, WDT Wakeup on	_	500	_	μΑ	Power Adapter/Charger application VBUS = 24.5 V, T _A = 25 °C, Part is in deep sleep. Attached, CC I/O on, ADC/CSA/UVOV On
SID_PB_DS_UA	I _{DD_PB_DS_UA}	V _{DDD} = 3.0 to 5.5 V. CC Attach, I ² C, WDT Wakeup on	-	100	-	μΑ	Power Bank application Power Source = V_{DDD} = 5 V, T _A = 25 °C, Type-C Not Attached. CC Attach, I ² C and WDT enabled for Wakeup.
SID_P- B_DS_A_SRC	I _{DD_P-} b_ds_a_src	V _{DDD} = 3.0 to 5.5 V. CC, I ² C, WDT Wakeup on	-	500	-	μΑ	Power Bank Source application V _{DDD} = 5 V, T _A = 25 °C, Part is in deep sleep. Attached, CC I/O on, ADC/CSA/UVOV On.
SID_P- B_DS_A_SNK	I _{DD_P-} B_DS_A_SNK	V _{BUS} ,4.0 to 24.5 V. CC, I ² C, WDT Wakeup on	_	500	_	μA	Power Bank Sink application V _{BUS} = 24.5 V, T _A = 25 °C, Part is in deep sleep. Attached, CC I/O on, ADC/CSA/UVOV On

Table 6. AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#4	F _{CPU}	CPU input frequency	DC	-	48	MHz	All V _{DDD}
SID.PWR#17	T _{SLEEP}	Wakeup from sleep mode	-	0	-	μs	-
SID.PWR#18	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	-	-	35	μs	-
SYS.FES#1	T_ _{PWR_RDY}	Power-up to "Ready to accept I ² C/CC command"	-	5	25	ms	-
SID.PWR#18A	T _{POR_HIZ_T}	Power-on I/O Initialization Time	-	3	-	ms	-



I/O

Table 7. I/O DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.GIO#37	V _{IH_CMOS}	Input voltage HIGH threshold	0.7 × V _{DDD}	_	_	V	CMOS input
SID.GIO#38	V _{IL_CMOS}	Input voltage LOW threshold	-	—	$0.3 \times V_{DDD}$	V	CMOS input
SID.GIO#39	V _{IH_VDDD2.7} -	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	-	-	V	-
SID.GIO#40	V _{IL_VDDD2.7} -	LVTTL input, V _{DDD} < 2.7 V	-	—	$0.3 \times V_{DDD}$	V	-
SID.GIO#41	V _{IH_VDDD2.7+}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	-	V	-
SID.GIO#42	V _{IL_VDDD2.7+}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	-	-	0.8	V	-
SID.GIO#33	V _{OH_3V}	Output voltage HIGH level	V _{DDD} –0.6	—	-	V	I _{OH} = 4 mA at 3-V V _{DDD}
SID.GIO#36	V _{OL_3V}	Output voltage LOW level	-	-	0.6	V	I _{OL} = 10 mA at 3-V V _{DDD}
SID.GIO#5	R _{PU}	Pull-up resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all V _{DDD}
SID.GIO#6	R _{PD}	Pull-down resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all V _{DDD}
SID.GIO#16	I _{IL}	Input leakage current (absolute value)	_	-	2	nA	+25 °C T _A , 3-V V _{DDD}
SID.GIO#17	C _{PIN_A}	Max pin capacitance	-	-	22	pF	Capacitance on DP0, DM0, DP1, DMI pins. Guaranteed by characteri- zation.
SID.GIO#17A	C _{PIN}	Max pin capacitance	_	3	7	pF	–40°C to +85°C T _A , All V _{DDD} , all other I/O _S . Guaranteed by characteri- zation.
SID.GIO#43	V _{HYSTTL}	Input hysteresis, LVTTL V _{DDD} > 2.7 V	15	40	_	mV	Guaranteed by characteri- zation.
SID.GIO#44	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	_	mV	V _{DDD} < 4.5 V. Guaranteed by characteri- zation.
SID69	IDIODE	Current through protection diode to V_{DDD}/V_{SS}	-	-	100	μA	Guaranteed by design.
SID.GIO#45	I _{TOT_GPIO}	Maximum total sink chip current	-	_	85	mA	Guaranteed by design.
Οντ	•			•	•	•	•
SID.GIO#46	I _{IHS}	Input current when Pad > V _{DDD} for OVT inputs	-	_	10.00	μA	Per I ² C specification

Table 8. I/O AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID70	T _{RISEF}	Rise time in Fast Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{load} = 25 pF
SID71	T _{FALLF}	Fall time in Fast Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{load} = 25 pF



Table 9. GPIO_20VT DC Specifications (Applicable to port pins P2.2 and P2.3 only)

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details / Conditions
SID.GPIO_20VT#4	GPIO_20VT_I_LU	GPIO_20VT Latch up current limits	-140	-	140	mA	Max / min current in to any input or output, pin-to-pin, pin-to-supply
SID.GPIO_20VT#5	GPIO_20VT_RPU	GPIO_20VT Pull-up resistor value	1	_	25	kΩ	+25 °C T _A , 1.4 V to GPIO_20VT_Voh(min)
SID.GPIO_20VT#6	GPIO_20VT_RPD	GPIO_20VT Pull-down resistor value	2.5	-	20	kΩ	+25°C T _A , 1.4-V to V _{DDD}
SID.GPIO_20VT#16	GPIO_20VT_IIL	GPIO_20VT Input leakage current (absolute value)	_	-	2	nA	+25°C T _A , 3-V V _{DDD}
SID.GPIO_20VT#17	GPIO_20VT_CPIN	GPIO_20VT pin capacitance	15	-	25	pF	-40 °C to +85 °C T _A , All V _{DDD} , F = 1 MHz
SID.GPIO_20VT#36	GPIO_20VT_Vol	GPIO_20VT Output Voltage low level.	-	-	0.4	V	I _{OL} = 2 mA
SID.GPIO_20VT#41	GPIO_20VT_Vih_LVTTL	GPIO_20VTLVTTL Input Voltage high level.	2	-	-	V	$V_{DDD} \ge 2.7 V$
SID.GPIO_20VT#42	GPIO_20VT_Vil_LVTTL	GPIO_20VTLVTTL Input Voltage low level.	-	-	0.8	V	$V_{DDD} \ge 2.7 V$
SID.GPIO_20VT#43	GPIO_20VT_Vhysttl	GPIO_20VT Input hysteresis LVTTL	15	40	-	mV	$V_{DDD} \ge 2.7 V$
SID.GPIO_20VT#69	GPIO_20VT_IDIODE	GPIO_20VT Current through protection diode to V_{DDD}/V_{SS}	-	-	100	μA	

Table 10. GPIO_20VT AC Specifications (Applicable to port pins P2.2 and P2.3 only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID.GPIO_20VT#70		GPIO_20VT Rise time in Fast Strong Mode	1	-	45	ns	All V _{DDD} , C _{load} = 25 pF
SID.GPIO_20VT#71	GPIO_20VT_TfallF	GPIO_20VT Fall time in Fast Strong Mode	2	-	15	ns	All V _{DDD} , C _{load} = 25 pF





Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Pulse Width Modulation (PWM) for GPIO Pins

Table 11. PWM AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.3	T _{CPWMFREQ}	Operating frequency	-	Ι	Fc	MHz	Fc max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T _{PWMENEXT}	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events
SID.TCPWM.5	T _{PWMEXT}	Output trigger pulse width	2/Fc	Ι	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T _{CRES}	Resolution of counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	_	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between quadrature-phase inputs

РC

Table 12. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	100	μA	-
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135	μA	-
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	310	μA	-
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	1.4	Ι	μA	_

Table 13. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	I	1	Mbps	_

Table 14. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 kbps	_	-	20	μΑ	-
SID161	I _{UART2}	Block current consumption at 1000 kbps	_	-	312	μA	_

Table 15. Fixed UART AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	-	-	1	Mbps	-



Table 16. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mb/s	-	-	360	μA	-
SID164	I _{SPI2}	Block current consumption at 4 Mb/s	_	-	560	μA	-
SID165	I _{SPI3}	Block current consumption at 8 Mb/s	-	-	600	μA	-

Table 17. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	F _{SPI}	SPI Operating frequency (Master; 6X oversampling)	_	-	8	MHz	-

Table 18. Fixed SPI Master Mode AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID167	T _{DMO}	MOSI Valid after SClock driving edge	-	-	15	ns	-
SID168	T _{DSI}	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling
SID169	Т _{НМО}	Previous MOSI data hold time	0	_	Ι	ns	Referred to slave capturing edge

Table 19. Fixed SPI Slave Mode AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	T _{DMI}	MOSI Valid before Sclock capturing edge	40	-	_	ns	-
SID171	T _{DSO}	MISO Valid after Sclock driving edge	-	—	42 + 3 × T _{CPU}	ns	$T_{CPU} = 1/F_{CPU}$
SID171A	T _{DSO_EXT}	MISO Valid after Sclock driving edge in Ext Clk mode	_	_	48	ns	-
SID172	T _{HSO}	Previous MISO data hold time	0	-	-	ns	_
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	-	_	ns	_



System Resources

Power-on-Reset (POR) with Brown Out SWD Interface

Table 20. Imprecise Power On Reset (PRES) (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID185	VDIOCIDOD	Power-on Reset (POR) rising trip voltage	0.80	-	1.50	V	-
SID186	V _{FALLIPOR}	POR falling trip voltage	0.70	-	1.4	V	-

Table 21. Precise Power On Reset (POR)

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	Brown-out Detect (BOD) trip voltage in active/sleep modes	1.48	-	1.62	V	-
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep mode	1.1	_	1.5	V	_

Table 22. SWD Interface Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.SWD#1	F_SWDCLK1	$3.3V \leq VDDD \leq 5.5V$	_	-	14	MHz	$\begin{array}{l} \text{SWDCLK} \leq 1/3 \text{ CPU clock} \\ \text{frequency} \end{array}$
SID.SWD#2	F_SWDCLK2	$2.7V \leq VDDD \leq 3.3V$	_	-	7	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID.SWD#3	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	-	ns	
SID.SWD#4	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	-	ns	
SID.SWD#5	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.50 × T	ns	
SID.SWD#6	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	-	ns	

Internal Main Oscillator

Table 23. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	-	1000	μA	-

Table 24. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#13	F _{IMOTOL}	Frequency variation at 24, 36, and 48 MHz (trimmed)	-	-	±2	%	_
SID226	T _{STARTIMO}	IMO start-up time	-	-	7	μs	Guaranteed by characteri- zation.
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	-	145	-	ps	Guaranteed by characteri- zation.
SID.CLK#1	F _{IMO}	IMO frequency	24	36	48	MHz	Only 3 frequencies supported: 24 MHz, 36 MHz, and 48 MHz.



Internal Low-Speed Oscillator Power Down

Table 25. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO1}	I _{LO} operating current	-	0.3	1.05	μA	_
SID233	I _{ILOLEAK}	I _{LO} leakage current	-	2	15	nA	_

Table 26. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	I _{LO} start-up time	-	-	2	ms	Guaranteed by Character- ization
SID238	T _{ILODUTY}	I _{LO} duty cycle	40	50	60	%	Guaranteed by Character- ization
SID.CLK#5	F _{ILO}	I _{LO} frequency	20	40	80	kHz	_

Table 27. PD DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.PD.1	Rp_std	DFP CC termination for default USB Power	64	80	96	μA	_
SID.PD.2	Rp_1.5A	DFP CC termination for 1.5A power	166	180	194.4	μA	-
SID.PD.3	Rp_3.0A	DFP CC termination for 3.0A power	304	330	356.4	μA	-
SID.PD.4	Rd	UFP CC termination	4.59	5.1	5.61	kΩ	-
SID.PD.5	Rd_DB	UFP (Power Bank) Dead Battery CC Termination on CC1 and CC2	4.08	5.1	6.12	kΩ	All supplies forced to 0V and 1.32 V applied at CC1 or CC2
SID.PD.6	Vgndoffset	Ground offset tolerated by BMC receiver	-500	_	500	mV	Relative to the remote BMC transmitter.

Table 28. LS-CSA Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.LSCSA.1	Cin_inp	CSP Input capacitance	7	_	10	pF	Guaranteed by characterization
SID.LSCSA.2	Csa_Acc1	CSA accuracy 5 mV < Vsense < 10 mV	-15	-	15	%	
SID.LSCSA.3	Csa_Acc2	CSA accuracy 10 mV < Vsense < 15 mV	-10	-	10	%	
SID.LSCSA.4	Csa_Acc3	CSA accuracy 15 mV < Vsense < 20 mV	-6	-	6	%	
SID.LSCSA.5	Csa_Acc4	CSA accuracy 20 mV < Vsense < 30 mV	-5	-	5	%	
SID.LSCSA.6	Csa_Acc5	CSA accuracy 30 mV < Vsense < 50 mV	-4	-	4	%	Active Mode
SID.LSCSA.7	Csa_Acc6	CSA accuracy 50 mV < Vsense	-4	-	4	%	
SID.LSCSA.8	Csa_SCP_Acc1	CSA SCP 80 mV	-16.5	-	30	%	
SID.LSCSA.9	Csa_SCP_Acc2	CSA SCP 100 mV	-13.4	-	24	%	
SID.LSCSA.10	Csa_SCP_Acc3	CSA SCP 150 mV	-9.4	-	16	%	
SID.LSCSA.11	Csa_SCP_Acc4	CSA SCP 200 mV	-7.5	-	12	%	
SID.LSCSA.12	Av	Nominal Gain values supported: 5, 10, 20, 35, 50, 75, 125, 150	5	_	150	V/V	
SID.LSCSA.24	Av1_E_Trim	Gain Error	-3	_	3	%	Guaranteed by characterization
SID.LSCSA.31	Av_E_SCP	Gain Error of SCP stage	-3.5	_	3.5	%	Guaranteed by characterization



Table 29. LS-CSA AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.LSCSA.AC.1	T _{OCP_GPIO}	Delay from OCP threshold trip to output GPIO toggle	-	-	20	μs	Available on P1.0 or P1.1
SID.LSCSA.AC.2	T _{OCP_Gate}	Delay from OCP threshold trip to external PFET Power Gate Turn off	-	-	50	μs	_
SID.LSCSA.AC.3	T _{SCP_GPIO}	Delay from SCP threshold trip to output GPIO toggle	-	-	15	μs	Available on P1.0 or P1.1
SID.LSCSA.AC.4	T _{SCP_Gate}	Delay from SCP threshold trip to external PFET Power Gate Turn off	-	-	50	μs	_
SID.LSCSA.AC.5	T _{SR_GPIO}	Delay from SR threshold trip to output GPIO toggle	_	_	20	μs	Available on P1.0 or P1.1

Table 30. UV/OV Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.UVOV.1	V _{THOV1}	Overvoltage Threshold Accuracy, 4.0 V to 11.0 V	-3	-	3	%	Active Mode
SID.UVOV.2	V _{THOV2}	Overvoltage Threshold Accuracy, 11 V to 27.4 V	-3.2	-	3.2	%	
SID.UVOV.3	V _{THUV1}	Undervoltage Threshold Accuracy, 2.7 V to 3.3 V	-4	-	4	%	
SID.UVOV.4	V _{THUV2}	Undervoltage Threshold Accuracy, 3.3 V to 4.0 V	-3.5	-	3.5	%	
SID.UVOV.5	V _{THUV3}	Undervoltage Threshold Accuracy, 4.0 V to 11.0 V	-3	-	3	%	
SID.UVOV.6	V _{THUV4}	Undervoltage Threshold Accuracy, 11.0 V to 22.0 V	-2.9	_	2.9	%	

Table 31. UV/OV AC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.UVOV.AC.1	T _{OV_GPIO}	Delay from UV threshold trip to output GPIO toggle	_	_	20	μs	Available on P1.0 or P1.1
SID.UVOV.AC.2	T _{OV_GATE}	Delay from UV threshold trip to external PFET power gate turn off	-	_	50	μs	-
SID.UVOV.AC.3	T _{UV_GPIO}	Delay from UV threshold trip to output GPIO toggle	_	_	20	μs	Available on P1.0 or P1.1