

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Programmable Radio-on-Chip LPstar

## **Features**

- Radio System-on-Chip with built-in 8-bit MCU in a single device.
- Operates in the unlicensed worldwide Industrial, Scientific, and Medical (ISM) band (2.400 GHz to 2.483 GHz).
- On Air compatible with second generation radio WirelessUSB™ LP and PRoC LP.
- Pin-to-pin compatible with PRoC LP except the pin 31 and pin 37.

## Intelligent

- M8C based 8-bit CPU, optimized for human interface devices (HID) applications
- 256 bytes of SRAM
- 8 Kbytes of flash memory with EEPROM emulation
- In-system reprogrammable through D+/D- pins
- CPU speed up to 12 MHz
- 16-bit free running timer
- Low power wakeup timer
- 12-bit programmable interval timer with interrupts
- Watchdog timer

## **Low Power**

- 21 mA operating current (Transmit at -5 dBm)
- Sleep current less than 1 µA
- Operating voltage from 2.7 V to 3.6 V DC
- Fast startup and fast channel changes
- Supports coin cell operated applications

## Reliable & Robust

- Receive sensitivity typical -90 dBm
- AutoRate™ Dynamic Data Rate Reception
  - □ Enables data reception for any of the supported bit rates automatically.
  - □ DSSS (250 Kbps), GFSK (1 Mbps)
- Operating temperature from 0 °C to 70 °C
- Closed-loop frequency synthesis for minimal frequency drift

# Simple Development

- Auto transaction sequencer (ATS): MCU can remain in sleep state longer to save power
- Framing, length, CRC16, and Auto ACK
- Separate 16 byte transmit and receive FIFOs
- Receive signal strength indication (RSSI)
- Built-in serial peripheral interface (SPI) control while in Sleep Mode
- Advanced development tools based on Cypress's PSoC® tools
- Flexible I/O
- 2 mA source current on all GPIO pins. Configurable 8 mA or 50 mA/pin current sink on designated pins
- Each GPIO pin supports high impedance inputs, configurable pull up, open drain output, CMOS/TTL inputs, and CMOS output
- Maskable interrupts on all I/O pins

# **BOM Savings**

- Low external component count
- Small footprint 40-pin QFN (6 mm × 6 mm)
- GPIOs that require no external components
- Operates off a single crystal

## **Applications**

- Wireless keyboards and mice
- Presentation tools
- Wireless gamepads
- Remote controls
- Toys
- Fitness

# **Functional Description**


PRoC LPstar devices are integrated radio and microcontroller functions in the same package to provide a dual-role single-chip solution.

Communication between the microcontroller and the radio is through the radio's SPI interface.

Cypress Semiconductor Corporation
Document Number: 001-66502 Rev. \*F



# **Logic Block Diagram**





# **Contents**

Functional Overview	
2.4 GHz Radio Function	4
Data Transmission Modes	4
Microcontroller Function	4
Backward Compatibility	4
Pinouts	5
Pin Definitions	
Functional Block Overview	6
2.4 GHz Radio	
Frequency Synthesizer	
Baseband and Framer	
Packet Buffers and Radio Configuration Registers	
Auto Transaction Sequencer (ATS)	
Interrupts	7
Clocks	
GPIO Interface	
Power-on Reset	
Timers	
Power Management	8
Low Noise Amplifier (LNA)	
and Received Signal Strength Indication (RSSI)	9
SPI Interface	
Three-Wire SPI Interface	
Four-Wire SPI Interface	
SPI Communication and Transactions	
SPI I/O Voltage References	
SPI Connects to External Devices	
CPU Architecture	
CPU Registers	11
Flags Register	۱۱
Accumulator Register	
Index RegisterStack Pointer Register	
CPU Program Counter High Register CPU Program Counter Low Register	
Addressing Modes	۱۲ 19
Source Immediate	
Source Direct	
Source Indexed	
Destination Direct	
Destination Direct  Destination Indexed	
Destination Direct Source Immediate	14 14
Destination Indexed Source Immediate	
Destination Direct Source Direct	
Source Indirect Post Increment	
Destination Indirect Post Increment	_
Instruction Set Summary	
Memory Organization	17
Flash Program Memory Organization	
Data Memory Organization	
Flash	
SROM	

Clocking	19
SROM Table Read Description	23
Clock Architecture Description	
CPU Clock During Sleep Mode	28
Reset	
Power-on Reset	30
Watchdog Timer Reset	
Sleep Mode	
Sleep Sequence	
Low Power in Sleep Mode	
Wakeup Sequence	
Power-on Reset Control	33
POR Compare State	33
ECO Trim Register	33
General-Purpose I/O Ports	34
Port Data Registers	34
GPIO Port Configuration	35
GPIO Configurations for Low Power Mode	41
Serial Peripheral Interface (SPI)	
SPI Data Register	
SPI Configure Register	
SPI Interface Pins	
Timer Registers	
Registers	
Interrupt Controller	
Architectural Description	
Interrupt Processing	
Interrupt Latency	
Interrupt Registers	
Microcontroller Function Register Summary	
Radio Function Register Summary	OC
Radio Function Register Summary  Absolute Maximum Ratings	
Absolute Maximum Ratings	57
Absolute Maximum Ratings  DC Characteristics	57 57
Absolute Maximum Ratings  DC Characteristics	57 57 59
Absolute Maximum Ratings	57 57 59 60
Absolute Maximum Ratings	57 57 59 60 63
Absolute Maximum Ratings  DC Characteristics  AC Characteristics  Switching Waveforms  RF Characteristics  Ordering Information	57 59 60 63 65
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions	57 59 60 63 65
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling	57 59 60 63 65 65 66
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams	57 59 60 63 65 66 66
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms	57 59 60 63 65 66 66 68
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions	57 59 60 63 65 66 66 68 68
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure	57 59 60 63 65 66 68 68
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page	57 59 60 63 65 66 68 68 68 69
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information	57 59 60 63 65 66 68 68 68 69 70
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support	57 59 60 63 65 66 68 68 69 70
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products	57 59 60 63 65 66 68 68 69 70 70
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC® Solutions	57 59 60 63 65 66 68 68 69 70 70 70
Absolute Maximum Ratings DC Characteristics AC Characteristics Switching Waveforms RF Characteristics Ordering Information Ordering Code Definitions Package Handling Package Diagrams Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products	<b>57 59 60 63 65 66 68 68 68 69 70 70 70 70</b>



## **Functional Overview**

The CYRF69303 is a complete Radio System-on-Chip device, providing a complete RF system solution with a single device and a few discrete components. The CYRF69303 is designed to implement low-cost wireless systems operating in the worldwide 2.4 GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz to 2.4835 GHz).

## 2.4 GHz Radio Function

The SoC contains a 2.4 GHz, 1 Mbps GFSK radio transceiver, packet data buffering, packet framer, DSSS baseband controller, received signal strength indication (RSSI), and SPI interface for data transfer and device configuration.

The radio supports 98 discrete 1 MHz channels (regulations may limit the use of some of these channels in certain jurisdictions).

The baseband performs DSSS spreading/despreading, Start of Packet (SOP), End of Packet (EOP) detection, and CRC16 generation and checking. The baseband may also be configured to automatically transmit Acknowledge (ACK) handshake packets whenever a valid packet is received.

When in receive mode, with packet framing enabled, the device is always ready to receive data transmitted at any of the supported bit rates. This enables the implementation of mixed-rate systems in which different devices use different data rates. This also enables the implementation of dynamic data rate systems that use high data rates at shorter distances or in a low-moderate interference environment or both. It changes to lower data rates at longer distances or in high interference environments or both.

## **Data Transmission Modes**

The radio supports two different data transmission modes:

- In GFSK mode, data is transmitted at 1 Mbps, without any DSSS
- In DSSS mode eight bits (8DR, 32 chip) are encoded in each derived code symbol transmitted, resulting in effective 250 kbps data rate

32 chip Pseudo Noise (PN) codes are supported. The two data transmission modes apply to the data after the SOP. In particular the length, data, and CRC16 are all sent in the same mode. In general, DSSS reduce packet error rate in any environment.

## **Microcontroller Function**

The MCU function is an 8-bit Flash-programmable microcontroller. The instruction set is optimized specifically for HID and a variety of other embedded applications.

The MCU function has up to 8 Kbytes of Flash for user's code and up to 256 bytes of RAM for stack space and user variables.

In addition, the MCU function includes a Watchdog timer, a vectored interrupt controller, a 16-bit Free Running Timer, and 12-bit Programmable Interrupt Timer.

The microcontroller has 15 GPIO pins grouped into multiple ports. With the exception of the four radio function GPIOs, each GPIO port supports high impedance inputs, configurable pull-up, open drain output, CMOS/TTL inputs and CMOS output. Up to two pins support programmable drive strength of up to 50 mA. Additionally, each I/O pin can be used to generate a GPIO interrupt to the microcontroller. Each GPIO port has its own GPIO interrupt vector with the exception of GPIO Port 0. GPIO Port 0 has two dedicated pins that have independent interrupt vectors (P0.3 - P0.4).

The microcontroller features an internal oscillator.

# **Backward Compatibility**


The CYRF69303 IC is fully interoperable with the main modes of the second generation Cypress radio SoC namely the CYRF6936, CYRF69103 and CYRF69213.

CYRF69303 IC device may transmit data to or receive data from a second generation device, or both.



# **Pinouts**

Figure 1. 40-pin QFN pinout



# **Pin Definitions**

Pin	Name	Description
1	P0.4	Individually configured GPIO
2	XTAL	12 MHz crystal
3, 7, 16, 40	V <sub>CC</sub>	Connected to 2.7 V to 3.6 V supply, through 0.047 μF bypass C.
4	P0.3	Individually configured GPIO
5	P0.1	Individually configured GPIO
6	V <sub>bat1</sub>	Connect to 2.7 V to 3.6 V power supply, through 47 ohm series/1 µF shunt C
8	P2.1	GPIO. Port 2 Bit 1
9	V <sub>bat2</sub>	Connected to 2.7 V to 3.6 V main power supply, through 0.047 µF bypass C
10	RF <sub>bias</sub>	RF pin voltage reference
11	RF <sub>p</sub>	Differential RF to or from antenna
12	GND	GND
13	RF <sub>n</sub>	Differential RF to or from antenna
14, 17, 18, 20	NC	
15	P2.0	GPIO
19	RESV	Reserved. Must connect to GND
21	P1.0 / ISSP-SCLK	GPIO 1.0 / ISSP-SCLK
22	P1.1 / ISSP-SDATA	GPIO 1.1 / ISSP-SDATA
23	V <sub>DD_micro</sub>	MCU supply connected to V <sub>CC</sub> , max CPU 12 MHz
24	P1.2	GPIO
25	P1.3 / nSS	Slave Select
26	P1.4 / SCK	SPI Clock

Document Number: 001-66502 Rev. \*F



# Pin Definitions (continued)

Pin	Name	Description
27	IRQ	Radio Function Interrupt output, configure High, Low or as Radio GPIO
28	P1.5 / MOSI	MOSI pin from microcontroller function to radio function
29	MISO	3-wire SPI mode configured as Radio GPIO. In 4-wire SPI mode sends data to MCU function
30	XOUT	Buffered CLK or Radio GPIO
31	NC	Must be floating
32	P1.6	GPIO
33	V <sub>IO</sub>	2.7 V to 3.6 V to main power supply rail for Radio I/O
34	RST	Radio Reset. Connected to $V_{CC}$ with 0.47 $\mu$ F. Must have a RST=HIGH event the very first time power is applied to the radio otherwise the state of the radio control registers is unknown
35	P1.7	GPIO
36	V <sub>DD1.8</sub>	Regulated logic bypass. Connected to 0.47 μF to GND
37	GND	Must be connected to ground
38	P0.7	GPIO
39	V <sub>bat0</sub>	Connected to 2.7 V to 3.6 V main power supply, through 0.047 μF bypass C
41	E-pad	Must be connected to ground
42	Corner Tabs	Do Not connect corner tabs

# **Functional Block Overview**

All the blocks that make up the PRoC LPstar are presented in this section.

#### 2.4 GHz Radio

The radio transceiver is a dual conversion low IF architecture optimized for power and range/robustness. The radio employs channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides up to 0 dBm transmit power, with an output power control range of 30 dB in six steps. The supply current of the device is reduced as the RF output power is reduced.

Table 1. Internal PA Output Power Step Table

PA Setting	Typical Output Power (dBm)
6	0
5	<b>-</b> 5
4	-10
3	<b>–15</b>
2	-20
1	-25
0	-30

## Frequency Synthesizer

Before transmission or reception may commence, it is necessary for the frequency synthesizer to settle. The settling time varies depending on channel; 25 fast channels are provided with a maximum settling time of 100  $\mu$ s.

The "fast channels" (<100  $\mu$ s settling time) are every third frequency, starting at 2400 MHz up to and including 2472 MHz (that is, 0,3,6,9......69 and 72).

#### **Baseband and Framer**

The baseband and framer blocks provide the DSSS encoding and decoding, SOP generation and reception and CRC16 generation and checking, and EOP detection and length field.

Data Transmission Modes and Data Rates

The SoC supports two different data transmission modes:

- In GFSK mode, data is transmitted at 1 Mbps, without any DSSS.
- In DSSS mode eight bits (8DR, 32 chip) are encoded in each derived code symbol transmitted, resulting in effective 250 kbps data rate

32 chip Pseudo Noise (PN) codes are supported. The two data transmission modes apply to the data after the SOP. In particular the length, data, and CRC16 are all sent in the same mode. In general, DSSS reduce packet error rate in any environment.

Link Layer Modes

SOP

Packets begin with a two-symbol SoP marker. If framing is disabled then an SOP event is inferred whenever two successive correlations are detected. The SOP\_CODE\_ADR code used for the SOP is different from that used for the "body" of the packet, and if desired may be a different length. SOP must be configured to be the same length on both sides of the link.

#### Length

Length field is the first eight bits after the SOP symbol, and is transmitted at the payload data rate. An EoP condition is inferred after reception of the number of bytes defined in the length field, plus two bytes for the CRC16.



#### CRC16

The device may be configured to append a 16-bit CRC16 to each packet. The CRC16 uses the USB CRC polynomial with the added programmability of the seed. If enabled, the receiver verifies the calculated CRC16 for the payload data against the received value in the CRC16 field. The starting value for the CRC16 calculation is configurable, and the CRC16 transmitted may be calculated using either the loaded seed value or a zero seed; the received data CRC16 is checked against both the configured and zero CRC16 seeds.

CRC16 detects the following errors:

- Any one bit in error
- Any two bits in error (no matter how far apart, which column, and so on)
- Any odd number of bits in error (no matter where they are)
- An error burst as wide as the checksum itself

Figure 2 shows an example packet with SOP, CRC16 and lengths fields enabled.

Figure 2. Example Default Packet Format



\*Note: 32 us

# **Packet Buffers and Radio Configuration Registers**

Packet data and configuration registers are accessed through the SPI interface. All configuration registers are directly addressed through the address field in the SPI packet. Configuration registers are provided to allow configuration of DSSS PN codes, data rate, operating mode, interrupt masks, interrupt status, and others.

## Packet Buffers

All data transmission and reception use the 16-byte packet buffers: one for transmission and one for reception.

The transmit buffer allows a complete packet of up to 16 bytes of payload data to be loaded in one burst SPI transaction, and then transmitted with no further MCU intervention. Similarly, the receive buffer allows an entire packet of payload data up to 16 bytes to be received with no firmware intervention required until packet reception is complete.

The CYRF69303 IC supports packet length of up to 40 bytes; interrupts are provided to allow an MCU to use the transmit and receive buffers as FIFOs. When transmitting a packet longer than 16 bytes, the MCU can load 16 bytes initially, and add further bytes to the transmit buffer as transmission of data creates space in the buffer. Similarly, when receiving packets longer than 16 bytes, the MCU must fetch received data from the FIFO periodically during packet reception to prevent it from overflowing.

# **Auto Transaction Sequencer (ATS)**

The CYRF69303 IC provides automated support for transmission and reception of acknowledged data packets.

When transmitting a data packet, the device automatically starts the crystal and synthesizer, enters transmit mode, transmits the packet in the transmit buffer, and then automatically switches to receive mode and waits for a handshake packet — and then

automatically reverts to sleep mode or idle mode when either an ACK packet is received, or a time out period expires.

Similarly, when receiving in transaction mode, the device waits in receive mode for a valid packet to be received, then automatically transitions to transmit mode, transmits an ACK packet, and then switches back to receive mode to await the next packet. The contents of the packet buffers are not affected by the transmission or reception of ACK packets.

In each case, the entire packet transaction takes place without any need for MCU firmware action; to transmit data the MCU simply needs to load the data packet to be transmitted, set the length, and set the TX GO bit. Similarly, when receiving packets in transaction mode, firmware simply needs to retrieve the fully received packet in response to an interrupt request indicating reception of a packet.

## Interrupts

The radio function provides an interrupt (IRQ) output, which is configurable to indicate the occurrence of various different events. The IRQ pin may be programmed to be either active high or active low, and be either a CMOS or open drain output.

The radio function features three sets of interrupts: transmit, receive, and system interrupts. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

If more than one radio interrupt is enabled at any time, it is necessary to read the relevant status register to determine which event caused the IRQ pin to assert. Even when an interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate status register. It is therefore possible to use the devices without making use of the IRQ pin by polling the status register(s) to wait for an event, rather than using the IRQ pin.



## **Clocks**

A 12 MHz crystal (30 ppm or better) is directly connected between XTAL and GND without the need for external capacitors. A digital clock out function is provided, with selectable output frequencies of 0.75, 1.5, 3, 6, or 12 MHz. This output may be used to clock an external microcontroller (MCU) or ASIC. This output is enabled by default, but may be disabled.

The requirements for the crystal to be directly connected to XTAL pin and GND are:

■ Nominal Frequency: 12 MHz

Operating Mode: Fundamental Mode
 Resonance Mode: Parallel Resonant
 Frequency Initial Stability: ±30 ppm

■ Series Resistance: <60 ohms</li>■ Load Capacitance: 10 pF

■ Drive Level: I00 µW

The MCU function features an internal oscillator. The clock generator provides the 12 MHz and 24 MHz clocks that remain internal to the microcontroller.

## **GPIO Interface**

The MCU function features up to 15 general-purpose I/O (GPIO) pins. The I/O pins are grouped into three ports (Port 0 to 2). The pins on Port 0 and Port 1 may each be configured individually while the pins on Port 2 may only be configured as a group. Each GPIO port supports high-impedance inputs, configurable pull-up, open drain output, CMOS/TTL inputs, and CMOS output with up to two pins that support programmable drive strength of up to 50 mA sink current. Additionally, each I/O pin can be used to generate a GPIO interrupt to the microcontroller. Each GPIO port has its own GPIO interrupt vector with the exception of GPIO Port 0. GPIO Port 0 has three dedicated pins that have independent interrupt vectors (P0.1, P0.3–P0.4).

# Power-on Reset

The power-on reset (POR) circuit detects logic when power is applied to the device, resets the logic to a known state, and begins executing instructions at Flash address 0x0000. When power falls below a programmable trip voltage, it generates reset or may be configured to generate interrupt.

## **Timers**

The free-running 16-bit timer provides two interrupt sources: the programmable interval timer with 1  $\mu s$  resolution and the 1.024 ms outputs. The timer can be used to measure the duration of an event under firmware control by reading the timer

at the start and at the end of an event, then calculating the difference between the two values.

## **Power Management**

The operating voltage of the device is 2.7 V to 3.6 V DC, which is applied to  $V_{CC}$  and  $V_{BAT}$  pins. The device can be shut down to a fully static sleep mode by writing to the FRC END = 1 and END STATE = 000 bits in the XACT\_CFG\_ADR register over the SPI interface. The device enters sleep mode within 35  $\mu$ s after the last SCK positive edge at the end of this SPI transaction. Alternatively, the device may be configured to automatically enter sleep mode after completing the packet transmission or reception. When in sleep mode, the on-chip oscillator is stopped, but the SPI interface remains functional. The device wakes from sleep mode automatically when the device is commanded to enter transmit or receive mode. When resuming from sleep mode, there is a short delay while the oscillator restarts. The device can be configured to assert the IRQ pin when the oscillator has stabilized.

The following Figure 3 is an example of the circuit used when the supply voltage is always above 2.7 V. This could be three 1.5 V battery cells in series along with a linear regulator, or some similar power source. Figure 4 on page 9 shows an example of using an external boost to supply power to the device.

Figure 3. Example Circuit - Linear Regulator







Figure 4. Example Circuit - External Boost Converter



# Low Noise Amplifier (LNA) and Received Signal Strength Indication (RSSI)

The gain of the receiver may be controlled directly by clearing the AGC EN bit and writing to the low noise amplifier (LNA) bit of the RX\_CFG\_ADR register. When the LNA bit is cleared, the receiver gain is reduced by approximately 20 dB, allowing accurate reception of very strong received signals (for example when operating a receiver very close to the transmitter). An additional 20 dB of receiver attenuation can be added by setting the Attenuation (ATT) bit; this allows data reception to be limited to devices at very short ranges. Disabling AGC and enabling LNA is recommended unless receiving from a device using external PA.

The RSSI register returns the relative signal strength of the on-channel signal power.

When receiving, the device may be configured to automatically measure and store the relative strength of the signal being received as a 5-bit value. When enabled, an RSSI reading is taken and may be read through the SPI interface. An RSSI reading is taken automatically when the start of a packet is detected. In addition, a new RSSI reading is taken every time the previous reading is read from the RSSI register, allowing the background RF energy level on any channel to be easily measured when RSSI is read when no signal is being received. A new reading can occur as fast as once every 12  $\mu s$ .


# **SPI Interface**

The SPI interface between the MCU function and the radio function is a 3-wire SPI Interface. The three pins are Master Out Slave In (MOSI), Serial Clock (SCK), and Slave Select (SS). There is an alternate 4-wire MISO Interface that requires the connection of two external pins. The SPI interface is controlled by configuring the SPI Configure Register. (SPICR Addr: 0x3D).

## Three-Wire SPI Interface

The radio function receives a clock from the MCU function on the SCK pin. The MOSI pin is multiplexed with the MISO pin. Bidirectional data transfer takes place between the MCU function and the radio function through this multiplexed MOSI pin. When using this mode the user firmware must ensure that the MOSI pin on the MCU function is in a high impedance state, except when the MCU is actively transmitting data. Firmware must also control the direction of data flow and switch directions between MCU function and radio function by setting the SWAP bit [Bit 7] of the SPI Configure Register. The SS pin is asserted before initiating a data transfer between the MCU function and the radio function. The IRQ function may be optionally multiplexed with the MOSI pin; when this option is enabled the IRQ function is not available while the SS pin is low. When using this configuration, user firmware must ensure that the MOSI function on MCU function is in a high-impedance state whenever SS is high.

Figure 5. Three-Wire SPI Mode




## Four-Wire SPI Interface

The four-wire SPI communications interface consists of MOSI, MISO, SCK, and SS.

The device receives SCK from the MCU function on the SCK pin. Data from the MCU function is shifted in on the MOSI pin. Data to the MCU function is shifted out on the MISO pin. The active low SS pin must be asserted for the two functions to communicate. The IRQ function may be optionally multiplexed with the MOSI pin; when this option is enabled the IRQ function is not available while the SS pin is low. When using this configuration, user firmware must ensure that the MOSI function on MCU function is in a high-impedance state whenever SS is high.



Figure 6. Four-Wire SPI Mode



This connection is external to the PRoC LPstar Chip

# **SPI Communication and Transactions**

The SPI transactions can be single byte or multi-byte. The MCU function initiates a data transfer through a Command/Address byte. The following bytes are data bytes. The SPI transaction format is shown in Figure 5.

The DIR bit specifies the direction of data transfer. 0 = Master reads from slave. 1 = Master writes to slave.

The INC bit helps to read or write consecutive bytes from contiguous memory locations in a single burst mode operation.

If Slave Select is asserted and INC = 1, then the master MCU function reads a byte from the radio, the address is incremented by a byte location, and then the byte at that location is read, and so on.

If Slave Select is asserted and INC = 0, then the MCU function reads/writes the bytes in the same register in burst mode, but if it is a register file then it reads/writes the bytes in that register file.

The SPI interface between the radio function and the MCU is not dependent on the internal 12 MHz oscillator of the radio. Therefore, radio function registers can be read from or written into while the radio is in sleep mode.

# SPI I/O Voltage References

The SPI interfaces between MCU function and the radio and the IRQ and RST have a separate voltage reference  $V_{IO}$ . For CYRF69303  $V_{IO}$  is normally set to  $V_{CC}$ .

## **SPI Connects to External Devices**

The three SPI wires, MOSI, SCK, and SS are also drawn out of the package as external pins to allow the user to interface their own external devices (such as optical sensors and others) through SPI. The radio function also has its own SPI wires MISO and IRQ, which can be used to send data back to the MCU function or send an interrupt request to the MCU function. They can also be configured as GPIO pins.

Table 2. SPI Transaction Format

			Byte 1	Byte 1+N
Bit #	7	6	[5:0]	[7:0]
Bit Name	DIR	INC	Address	Data



## **CPU Architecture**

This family of microcontrollers is based on a high-performance, 8-bit, Harvard architecture microprocessor. Five registers control the primary operation of the CPU core. These registers are affected by various instructions, but are not directly accessible through the register space by the user.

Table 3. CPU Registers and Register Name

Register	Register Name
Flags	CPU_F
Program Counter	CPU_PC
Accumulator	CPU_A
Stack Pointer	CPU_SP
Index	CPU_X

The 16-bit Program Counter Register (CPU\_PC) allows for direct addressing of the full eight Kbytes of program memory space.

The Accumulator Register (CPU\_A) is the general-purpose register that holds the results of instructions that specify any of the source addressing modes.

The Index Register (CPU\_X) holds an offset value that is used in the indexed addressing modes. Typically, this is used to address a block of data within the data memory space.

The Stack Pointer Register (CPU\_SP) holds the address of the current top-of-stack in the data memory space. It is affected by the PUSH, POP, LCALL, CALL, RETI, and RET instructions, which manage the software stack. It can also be affected by the SWAP and ADD instructions.

The Flag Register (CPU\_F) has three status bits: Zero Flag bit [1]; Carry Flag bit [2]; Supervisory State bit [3]. The Global Interrupt Enable bit [0] is used to globally enable or disable interrupts. The user cannot manipulate the Supervisory State status bit [3]. The flags are affected by arithmetic, logic, and shift operations. The manner in which each flag is changed is dependent upon the instruction being executed (for example, AND, OR, XOR). See Table 20 on page 16.

# **CPU Registers**

# Flags Register

The Flags Register can only be set or reset with logical instruction.

Table 4. CPU Flags Register (CPU\_F) [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved			XIO	Super	Carry	Zero	Global IE
Read/Write	_	_	_	R/W	R	RW	RW	RW
Default	0	0	0	0	0	0	1	0

Bits 7:5 Reserved

Bit 4 XIO

Set by the user to select between the register banks.

0 = Bank 0

1 = Bank 1

Bit 3 Super

Indicates whether the CPU is executing user code or Supervisor Code (This code cannot be accessed directly by the user).

0 = User Code

1 = Supervisor Code

Bit 2 Carry

Set by CPU to indicate whether there has been a carry in the previous logical/arithmetic operation.

0 = No Carry

1 = Carry

Bit 1 Zero

Set by CPU to indicate whether there has been a zero result in the previous logical/arithmetic operation.

0 = Not Equal to Zero

1 = Equal to Zero

Bit 0 Global IE

Determines whether all interrupts are enabled or disabled.

0 = Disabled

1 = Enabled

**Note** This register is readable with explicit address 0xF7. The *OR F, expr* and *AND F, expr* must be used to set and clear the CPU\_F bits.



# **Accumulator Register**

Table 5. CPU Accumulator Register (CPU\_A)

Bit #	7	6	5	4	3	2	1	0		
Field		CPU Accumulator [7:0]								
Read/Write	_	_	_	_	_	_	_	_		
Default	0	0	0	0	0	0	0	0		

Bits 7:0 CPU Accumulator [7:0]

8-bit data value holds the result of any logical/arithmetic instruction that uses a source addressing mode.

# **Index Register**

## Table 6. CPU X Register (CPU\_X)

Bit #	7	6	5	4	3	2	1	0		
Field		X [7:0]								
Read/Write	_	_	_	_	-	_	_	_		
Default	0	0	0	0	0	0	0	0		

Bits 7:0 X [7:0]

8-bit data value holds an index for any instruction that uses an indexed addressing mode.

# **Stack Pointer Register**

Table 7. CPU Stack Pointer Register (CPU\_SP)

Bit #	7	6	5	4	3	2	1	0		
Field		Stack Pointer [7:0]								
Read/Write	_	_	_	_	_	_	_	_		
Default	0	0	0	0	0	0	0	0		

Bits 7:0 Stack Pointer [7:0]

8-bit data value holds a pointer to the current top-of-stack.

# **CPU Program Counter High Register**

# Table 8. CPU Program Counter High Register (CPU\_PCH)

Bit #	7	6	5	4	3	2	1	0	
Field	Program Counter [15:8]								
Read/Write	-	_	_	_	_	_	_	_	
Default	0	0	0	0	0	0	0	0	

Bits 7:0 Program Counter [15:8]

8-bit data value holds the higher byte of the program counter.

# **CPU Program Counter Low Register**

# Table 9. CPU Program Counter Low Register (CPU\_PCL)

Bit #	7	7 6 5 4 3 2 1 0						
Field				Program C	ounter [7:0]			
Read/Write	_							
Default	0	0	0	0	0	0	0	0

Bit 7:0 Program Counter [7:0]

8-bit data value holds the lower byte of the program counter.



# **Addressing Modes**

Examples of the different addressing modes are discussed in this section and example code is given.

#### Source Immediate

The result of an instruction using this addressing mode is placed in the A register, the F register, the SP register, or the X register, which is specified as part of the instruction opcode. Operand 1 is an immediate value that serves as a source for the instruction. Arithmetic instructions require two sources. Instructions using this addressing mode are two bytes in length.

Table 10. Source Immediate

Opcode	Operand 1
Instruction	Immediate Value

## **Examples**

ADD A, 7 In this case, the immediate value of 7 is added with the Accumulator, and the result is placed in the Accumulator.

MOV X, 8 In this case, the immediate value of 8 is moved to the X register.

AND F, 9 In this case, the immediate value of 9 is logically ANDed with the F register and the result is placed in the F register.

## Source Direct

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources; the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

Table 11. Source Direct

Opcode	Operand 1
Instruction	Source Address

## Examples

ADD	Α,	[7]	In this case, the value in the RAM memory location at address 7 is added with the Accumulator, and the result is placed in the Accumulator.
MOV	Χ,	REG[8]	In this case, the value in the register space at address 8 is moved to the X register.

# Source Indexed

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is added to the X register forming an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources; the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

Table 12. Source Indexed

Opcode	Operand 1
Instruction	Source Index

## **Examples**

ADD A, [X+7] In this case, the value in the memory location at address X + 7 is added with the Accumulator, and the result is placed in the Accumulator.

MOV X, REG[X+8] In this case, the value in the register space at address X + 8 is

moved to the X register.

Operand 1

location at address 7. The Accumulator is unchanged.

#### **Destination Direct**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is an address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources; the second source is the location specified by Operand 1. Instructions using this addressing mode are two bytes in length.

Table 13. Destination Direct
Opcode

Instruction	n		Destination Address
Example	s		
ADD	[7],	Α	In this case, the value in the memory location at address 7 is added with the Accumulator, and the result is placed in the memory

MOV REG[8], A In this case, the Accumulator is moved to the register space location at address 8. The Accumulator is unchanged.



## **Destination Indexed**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register forming the address that points to the location of the result. The source for the instruction is the A register. Arithmetic instructions require two sources; the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are two bytes in length.

Table 14. Destination Indexed

Opcode	Operand 1
Instruction	Destination Index

## Example

ADD [X+7], A In this case, the value in the memory location at address X+7 is added with the Accumulator, and the result is placed in the memory location at address x+7. The Accumulator is

unchanged.

# **Destination Direct Source Immediate**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources; the second source is the location specified by Operand 1. Instructions using this addressing mode are three bytes in length.

Table 15. Destination Direct Source Immediate

Opcode Operand 1		Operand 2	
Instruction	Destination Address	Immediate Value	

## **Examples**

ADD	[7],	5	In this case, value in the memory location at address 7 is added to the immediate value of 5, and the result is placed in the memory location at address 7.
MOV	REG[8],	6	In this case, the immediate value of 6 is moved into the register space

location at address 8.

## **Destination Indexed Source Immediate**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register to form the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources; the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are three bytes in length.

Table 16. Destination Indexed Source Immediate

Opcode	Operand 1	Operand 2		
Instruction	Destination Index	Immediate Value		

# Examples

ADD	[X+7],	5	In this case, the value in the memory location at address X+7 is added with the immediate value of 5 and the result is placed in the memory location at address X+7.
MOV	REG[X+8],	6	In this case, the immediate value of 6 is moved into the location in the register space at address X+8.

## **Destination Direct Source Direct**

The result of an instruction using this addressing mode is placed within the RAM memory. Operand 1 is the address of the result. Operand 2 is an address that points to a location in the RAM memory that is the source for the instruction. This addressing mode is only valid on the MOV instruction. The instruction using this addressing mode is three bytes in length.

**Table 17. Destination Direct Source Direct** 

Opcode	Operand 1	Operand 2
Instruction	Destination Address	Source Address

## Example

MOV [7], [8] In this case, the value in the memory location at address 8 is moved to the memory location at address 7.



## Source Indirect Post Increment

The result of an instruction using this addressing mode is placed in the Accumulator. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the source of the instruction. The indirect address is incremented as part of the instruction execution. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length. Refer to the *PSoC Designer: Assembly Language User Guide* for further details on MVI instruction.

Table 18. Source Indirect Post Increment

Opcode	Operand 1			
Instruction	Source Address Address			

## Example

MVI A,

[8] In this case, the value in the memory location at address 8 is an indirect address. The memory location pointed to by the indirect address is moved into the Accumulator. The indirect address is then incremented.

## **Destination Indirect Post Increment**

The result of an instruction using this addressing mode is placed within the memory space. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the destination of the instruction. The indirect address is incremented as part of the instruction execution. The source for the instruction is the Accumulator. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length.

Table 19. Destination Indirect Post Increment

Opcode	Operand 1			
Instruction	Destination Address Address			

## Example

MVI [8],

Α

In this case, the value in the memory location at address 8 is an indirect address. The Accumulator is moved into the memory location pointed to by the indirect address. The indirect address is then incremented.



# **Instruction Set Summary**

The instruction set is summarized in Table 20 numerically and serves as a quick reference. If more information is needed, the Instruction Set Summary tables are described in detail in the *PSoC Designer Assembly Language User Guide* (available on www.cypress.com).

Table 20. Instruction Set Summary Sorted Numerically by Opcode Order<sup>[1, 2]</sup>

Opcode Hex	Cycles	Bytes	Instruction Set Sum Instruction Format	Flags	Opcode Hex	Cycles	Bytes	Instruction Format			Cycles	Bytes	Instruction Format	Flags
00	15	1	SSC		2D	8	2	OR [X+expr], A	Z	5A	5	2	MOV [expr], X	
01	4	2	ADD A, expr	C, Z	2E	თ	თ	OR [expr], expr	Z	5B	4	1	MOV A, X	Z
02	6	2	ADD A, [expr]	C, Z	2F	10	თ	OR [X+expr], expr	Z	5C	4	1	MOV X, A	
03	7	2	ADD A, [X+expr]	C, Z	30	9	1	HALT		5D	6	2	MOV A, reg[expr]	Z
04	7	2	ADD [expr], A	C, Z	31	4	2	XOR A, expr	Z	5E	7	2	MOV A, reg[X+expr]	Z
05	8	2	ADD [X+expr], A	C, Z	32	6	2	XOR A, [expr]	Z	5F	10	3	MOV [expr], [expr]	
06	9	3	ADD [expr], expr	C, Z	33	7	2	XOR A, [X+expr]	Z	60	5	2	MOV reg[expr], A	
07	10	3	ADD [X+expr], expr	C, Z	34	7		XOR [expr], A	Z	61	6		MOV reg[X+expr], A	
80	4	1	PUSH A		35	8	2	XOR [X+expr], A	Z	62	8	3	MOV reg[expr], expr	
09	4	2	ADC A, expr	C, Z	36	9	3	XOR [expr], expr	Z	63	9	3	MOV reg[X+expr], expr	
0A	6	2	ADC A, [expr]	C, Z	37	10	3	XOR [X+expr], expr	Z	64	4	1	ASL A	C, Z
0B	7	2	ADC A, [X+expr]	C, Z	38	5	2	ADD SP, expr		65	7	2	ASL [expr]	C, Z
0C	7	2	ADC [expr], A	C, Z	39	5	2	CMP A, expr	if (A=B) Z=1 if (A <b) c="1&lt;/td"><td>66</td><td>8</td><td>2</td><td>ASL [X+expr]</td><td>C, Z</td></b)>	66	8	2	ASL [X+expr]	C, Z
0D	8	2	ADC [X+expr], A	C, Z	3A	7	2	CMP A, [expr]	II (A <b) c="1&lt;/td"><td>67</td><td>4</td><td>1</td><td>ASR A</td><td>C, Z</td></b)>	67	4	1	ASR A	C, Z
0E	9	3	ADC [expr], expr	C, Z	3B	8	2	CMP A, [X+expr]		68	7	2	ASR [expr]	C, Z
0F	10	3	ADC [X+expr], expr	C, Z	3C	8	3	CMP [expr], expr		69	8	2	ASR [X+expr]	C, Z
10	4	1	PUSH X		3D	9	3	CMP [X+expr], expr		6A	4	1	RLC A	C, Z
11	4	2	SUB A, expr	C, Z	3E	10	2	MVI A, [ [expr]++ ]	Z	6B	7	2	RLC [expr]	C, Z
12	6	2	SUB A, [expr]	C, Z	3F	10	2	MVI [ [expr]++ ], A		6C	8	2	RLC [X+expr]	C, Z
13	7	2	SUB A, [X+expr]	C, Z	40	4	1	NOP		6D	4	1	RRC A	C, Z
14	7	2	SUB [expr], A	C, Z	41	9	3	AND reg[expr], expr	Z	6E	7	2	RRC [expr]	C, Z
15	8	2	SUB [X+expr], A	C, Z	42	10	3	AND reg[X+expr], expr	Z	6F	8	2	RRC [X+expr]	C, Z
16	9	3	SUB [expr], expr	C, Z	43	9	3	OR reg[expr], expr	Z	70	4	2	AND F, expr	C, Z
17	10	3	SUB [X+expr], expr	C, Z	44	10	3	OR reg[X+expr], expr	Z	71	4	2	OR F, expr	C, Z
18	5	1	POP A	Z	45	9	3	XOR reg[expr], expr	Z	72	4	2	XOR F, expr	C, Z
19	4	2	SBB A, expr	C, Z	46	10	3	XOR reg[X+expr], expr	Z	73	4	1	CPL A	Z
1A	6	2	SBB A, [expr]	C, Z	47	8	3	TST [expr], expr	Z	74	4	1	INC A	C, Z
1B	7	2	SBB A, [X+expr]	C, Z	48	9	3	TST [X+expr], expr	Z	75	4	1	INC X	C, Z
1C	7	2	SBB [expr], A	C, Z	49	9	3	TST reg[expr], expr	Z	76	7		INC [expr]	C, Z
1D	8	2	SBB [X+expr], A	C, Z	4A	10	3	TST reg[X+expr], expr	Z	77	8	2	INC [X+expr]	C, Z
1E	9	3	SBB [expr], expr	C, Z	4B	5	1	SWAP A, X	Z	78	4	1	DEC A	C, Z
1F	10	3	SBB [X+expr], expr	C, Z	4C	7	2	SWAP A, [expr]	Z	79	4	1	DEC X	C, Z
20	5	1	POP X		4D	7	2	SWAP X, [expr]		7A	7	2	DEC [expr]	C, Z
21	4	2	AND A, expr	Z	4E	5	1	SWAP A, SP	Z	7B	8	2	DEC [X+expr]	C, Z
22	6	2	AND A, [expr]	Z	4F	4	1	MOV X, SP		7C	13	3	LCALL	
23	7	2	AND A, [X+expr]	Z	50	4		MOV A, expr	Z	7D	7	3	LJMP	
24	7	2	AND [expr], A	Z	51	5		MOV A, [expr]	Z	7E	10	1	RETI	C, Z
25	8	2	AND [X+expr], A	Z	52	6		MOV A, [X+expr]	Z	7F	8	1	RET	
26	9	3	AND [expr], expr	Z	53	5		MOV [expr], A		8x	5	2	JMP	
27	10	3	AND [X+expr], expr	Z	54	6		MOV [X+expr], A		9x		2	CALL	
28		1	ROMX	Z	55	8		MOV [expr], expr		Ax			JZ	
29	4	2	OR A, expr	Z	56	9		MOV [X+expr], expr		Вх	5		JNZ	
2A	6	2	OR A, [expr]	Z	57	4		MOV X, expr		Сх			JC	
2B	7	2	OR A, [X+expr]	Z	58	6		MOV X, [expr]		Dx			JNC	
2C	7	2	OR [expr], A	Z	59	7	2	MOV X, [X+expr]		Ex	7		JACC	
										Fx	13	2	INDEX	Z

# Notes

- 1. Interrupt routines take 13 cycles before execution resumes at interrupt vector table.
- 2. The number of cycles required by an instruction is increased by one for instructions that span 256-byte boundaries in the Flash memory space.



# **Memory Organization**

# **Flash Program Memory Organization**

Figure 7. Program Memory Space with Interrupt Vector Table


after reset Address	
16-bit PC 0x0000	Program execution begins here after a reset
0x0004	POR
0x0008	Reserved
0x000C	SPI Transmitter Empty
0x0010	SPI Receiver Full
0x0014	GPIO Port 0
0x0018	GPIO Port 1
0x001C	INT1
0x0020	Reserved
0x0024	Reserved
0x0028	Reserved
0x002C	Reserved
0x0030	Reserved
0x0034	1 ms Interval Timer
0x0038	Programmable Interval Timer
0x003C	Reserved
0x0040	Reserved
0x0044	16-bit Free Running Timer Wrap
0x0048	INT2
0x004C	Reserved
0x0050	GPIO Port 2
0x0054	Reserved
0x0058	Reserved
0x005C	Reserved
0x0060	Reserved
0x0064	Sleep Timer
0x0068	Program Memory begins here (if below interrupts not used, program memory can start lower)
0x1FFF	



# **Data Memory Organization**

The MCU function provides up to 256 bytes of data RAM.

Figure 8. Data Memory Organization



## Flash

This section describes the Flash block of the CYRF69303. Much of the user visible Flash functionality, including programming and security, are implemented in the M8C Supervisory Read Only Memory (SROM). CYRF69303 Flash has an endurance of 1000 cycles and 10-year data retention.

## Flash Programming and Security

All Flash programming is performed by code in the SROM. The registers that control the Flash programming are only visible to the M8C CPU when it is executing out of SROM. This makes it impossible to read, write, or erase the Flash by bypassing the security mechanisms implemented in the SROM.

Customer firmware can only program the Flash through SROM calls. The data or code images can be sourced by way of any interface with the appropriate support firmware. This type of programming requires a 'bootloader' — a piece of firmware resident on the Flash. For safety reasons, this bootloader must not be over written during firmware rewrites.

The Flash provides four auxiliary rows that are used to hold Flash block protection flags, boot time calibration values, configuration tables, and any device values. The routines for accessing these auxiliary rows are documented in the SROM section. The auxiliary rows are not affected by the device erase function.

## In-System Programming

CYRF69303 enables this type of in-system programming by using the P1.0 and P1.1 pins as the serial programming mode interface. This allows an external controller to cause the CYRF69303 to enter serial programming mode and then to use the test queue to issue Flash access functions in the SROM.

## **SROM**

The SROM holds code that is used to boot the part, calibrate circuitry, and perform Flash operations (Table 21 lists the SROM functions). The functions of the SROM may be accessed in normal user code or operating from Flash. The SROM exists in a separate memory space from user code. The SROM functions are accessed by executing the Supervisory System Call instruction (SSC), which has an opcode of 00h. Before executing the SSC, the M8C's accumulator needs to be loaded with the desired SROM function code from Table 21. Undefined functions causes a HALT if called from user code. The SROM functions are executing code with calls; therefore, the functions require stack space. With the exception of Reset, all of the SROM functions have a parameter block in SRAM that must be configured before executing the SSC. Table 22 on page 19 lists all possible parameter block variables. The meaning of each parameter, with regards to a specific SROM function, is described later in this section.

Table 21. SROM Function Codes

Function Code	Function Name	Stack Space
00h	SWBootReset	0
01h	ReadBlock	7
02h	WriteBlock	10
03h	EraseBlock	9
05h	EraseAll	11
06h	TableRead	3
07h	CheckSum	3



Two important variables that are used for all functions are KEY1 and KEY2. These variables are used to help discriminate between valid SSCs and inadvertent SSCs. KEY1 must always have a value of 3Ah, while KEY2 must have the same value as the stack pointer when the SROM function begins execution. This is the Stack Pointer value when the SSC opcode is executed, plus three. If either of the keys do not match the expected values, the M8C halts (with the exception of the SWBootReset function). The following code puts the correct value in KEY1 and KEY2. The code starts with a halt, to force the program to jump directly into the setup code and not run into it.

```
halt
SSCOP: mov [KEY1], 3ah
mov X, SP
mov A, X
add A, 3
mov [KEY2], A
```

**Table 22. SROM Function Parameters** 

Variable Name	SRAM Address
Key1/Counter/Return Code	0,F8h
Key2/TMP	0,F9h
BlockID	0,FAh
Pointer	0,FBh
Clock	0,FCh
Mode	0,FDh
Delay	0,FEh
PCL	0,FFh

The SROM also features Return Codes and Lockouts.

# Return Codes

Return codes aid in the determination of success or failure of a particular function. The return code is stored in KEY1's position in the parameter block. The CheckSum and TableRead functions do not have return codes because KEY1's position in the parameter block is used to return other data.

**Table 23. SROM Return Codes** 

Return Code	Description
00h	Success
01h	Function not allowed due to level of protection on block
02h	Software reset without hardware reset
03h	Fatal error, SROM halted

Read, write, and erase operations may fail if the target block is read or write protected. Block protection levels are set during device programming.

The EraseAll function overwrites data in addition to leaving the entire user Flash in the erase state. The EraseAll function loops through the number of Flash macros in the product, executing the following sequence: erase, bulk program all zeros, erase. After all the user space in all the Flash macros are erased, a

second loop erases and then programs each protection block with zeros.

# **SROM Function Descriptions**

All SROM functions are described in the following sections.

## SWBootReset Function

The SROM function, SWBootReset, is the function that is responsible for transitioning the device from a reset state to running user code. The SWBootReset function is executed whenever the SROM is entered with an M8C accumulator value of 00h; the SRAM parameter block is not used as an input to the function. This happens, by design, after a hardware reset, because the M8C's accumulator is reset to 00h or when user code executes the SSC instruction with an accumulator value of 00h. The SWBootReset function does not execute when the SSC instruction is executed with a bad key value and a nonzero function code. A CYRF69303 device executes the HALT instruction if a bad value is given for either KEY1 or KEY2.

The SWBootReset function verifies the integrity of the calibration data by way of a 16-bit checksum, before releasing the M8C to run user code.

#### ReadBlock Function

The ReadBlock function is used to read 64 contiguous bytes from Flash — a block.

The first thing this function does is to check the protection bits and determine if the desired BLOCKID is readable. If read protection is turned on, the ReadBlock function exits setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h, indicating a read failure. If read protection is not enabled, the function reads 64 bytes from the Flash using a ROMX instruction and store the results in SRAM using an MVI instruction. The first of the 64 bytes are stored in SRAM at the address indicated by the value of the POINTER parameter. When the ReadBlock completes successfully, the accumulator, KEY1 and KEY2, all have a value of 00h.

Table 24. ReadBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value, when SSC is executed
BLOCKID	0,FAh	Flash block number
POINTER	0,FBh	First of 64 addresses in SRAM where returned data must be stored

## WriteBlock Function

The WriteBlock function is used to store data in the Flash. Data is moved 64 bytes at a time from SRAM to Flash using this function. The first thing the WriteBlock function does is to check the protection bits and determine if the desired BLOCKID is writable. If write protection is turned on, the WriteBlock function exits, setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h, indicating a write failure. The configuration of the WriteBlock function is straightforward. The BLOCKID of the Flash block, where the data is stored, must be determined and stored at SRAM address FAh.



The SRAM address of the first of the 64 bytes to be stored in Flash must be indicated using the POINTER variable in the parameter block (SRAM address FBh). Finally, the CLOCK and DELAY values must be set correctly. The CLOCK value determines the length of the write pulse that is used to store the data in the Flash. The CLOCK and DELAY values are dependent on the CPU. Refer to 'Clocking' Section for additional information.

Table 25. WriteBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value, when SSC is executing
BLOCK ID	0,FAh	8 KB Flash block number (00h–7Fh) 4 KB Flash block number (00h–3Fh) 3 KB Flash block number (00h–2Fh)
POINTER	0,FBh	First 64 addresses in SRAM where the data to be stored in Flash is located before calling WriteBlock
CLOCK	0,FCh	Clock Divider used to set the write Pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

## EraseBlock Function

The EraseBlock function is used to erase a block of 64 contiguous bytes in Flash. The first thing the EraseBlock function does is to check the protection bits and determine if the desired BLOCKID is writable. If write protection is turned on, the EraseBlock function exits, setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h, indicating a write failure. The EraseBlock function is only useful as the first step in programming. Erasing a block does not cause data in a block to be one hundred percent unreadable. If the objective is to obliterate data in a block, the best method is to perform an EraseBlock followed by a WriteBlock of all zeros.

To setup the parameter block for the EraseBlock function, correct key values must be stored in KEY1 and KEY2. The block number to be erased must be stored in the BLOCKID variable and the CLOCK and DELAY values must be set based on the current CPU speed.

Table 26. EraseBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Flash block number (00h-7Fh)
CLOCK	0,FCh	Clock Divider used to set the erase pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### ProtectBlock Function

The CYRF69303 device offers Flash protection on a block-by-block basis. Table 27 lists the protection modes available. In the table, ER and EW are used to indicate the ability to perform external reads and writes. For internal writes, IW is used. Internal reading is always permitted by way of the ROMX instruction. The ability to read by way of the SROM ReadBlock function is indicated by SR. The protection level is stored in two bits, according to Table 27. These bits are bit packed into the 64 bytes of the protection block. Therefore, each protection block byte stores the protection level for four Flash blocks. The bits are packed into a byte, with the lowest numbered block's protection level stored in the lowest numbered bits.

The first address of the protection block contains the protection level for blocks 0 through 3; the second address is for blocks 4 through 7. The 64th byte stores the protection level for blocks 252 through 255.

Table 27. Protection Modes

Mode	Settings	Description	Marketing
00b	SR ER EW IW	Unprotected	Unprotected
01b	SR ER EW IW	Read protect	Factory upgrade
10b	SR ER EW IW	Disable external write	Field upgrade
11b	SR ER EW IW	Disable internal write	Full protection

7	6	5	4	3	2	1	0
Block	k n+3	Block	( n+2	Block	⟨ n+1	Bloo	ck n

The level of protection is only decreased by an EraseAll, which places zeros in all locations of the protection block. To set the level of protection, the ProtectBlock function is used. This function takes data from SRAM, starting at address 80h, and ORs it with the current values in the protection block. The result of the OR operation is then stored in the protection block. The EraseBlock function does not change the protection level for a block. Because the SRAM location for the protection data is fixed and there is only one protection block per Flash macro, the ProtectBlock function expects very few variables in the parameter block to be set before calling the function. The parameter block values that must be set, besides the keys, are the CLOCK and DELAY values.

Table 28. ProtectBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
CLOCK	0,FCh	Clock Divider used to set the write pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h



## EraseAll Function

The EraseAll function performs a series of steps that destroy the user data in the Flash macros and resets the protection block in each Flash macro to all zeros (the unprotected state). The EraseAll function does not affect the three hidden blocks above the protection block in each Flash macro. The first of these four hidden blocks is used to store the protection table for its eight Kbytes of user data.

The EraseAll function begins by erasing the user space of the Flash macro with the highest address range. A bulk program of all zeros is then performed on the same Flash macro, to destroy all traces of the previous contents. The bulk program is followed by a second erase that leaves the Flash macro in a state ready for writing. The erase, program, erase sequence is then performed on the next lowest Flash macro in the address space if it exists. Following the erase of the user space, the protection block for the Flash macro with the highest address range is erased. Following the erase of the protection block, zeros are written into every bit of the protection table. The next lowest Flash macro in the address space then has its protection block erased and filled with zeros.

The end result of the EraseAll function is that all user data in the Flash is destroyed and the Flash is left in an unprogrammed state, ready to accept one of the various write commands. The protection bits for all user data are also reset to the zero state.

The parameter block values that must be set, besides the keys, are the CLOCK and DELAY values.

Table 29. EraseAll Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
CLOCK	0,FCh	Clock Divider used to set the write pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### TableRead Function

The TableRead function gives the user access to part specific data stored in the Flash during manufacturing. It also returns a Revision ID for the die (not to be confused with the Silicon ID).

**Table 30. Table Read Parameters** 

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Table number to read

The table space for the CYRF69303 is simply a 64 byte row broken up into eight tables of eight bytes. The tables are numbered zero through seven. All user and hidden blocks in the CYRF69303 consist of 64 bytes.

An internal table holds the Silicon ID and returns the Revision ID. The Silicon ID is returned in SRAM, while the Revision ID is returned in the CPU\_A and CPU\_X registers. The Silicon ID is a value placed in the table by programming the Flash and is controlled by Cypress Semiconductor Product Engineering. The Revision ID is hard coded into the SROM. The Revision ID is discussed in more detail later in this section.

An internal table holds alternate trim values for the device and returns a one-byte internal revision counter. The internal revision counter starts out with a value of zero and is incremented each time one of the other revision numbers is not incremented. It is reset to zero each time one of the other revision numbers is incremented. The internal revision count is returned in the CPU\_A register. The CPU\_X register is always set to FFh when trim values are read. The BLOCKID value, in the parameter block, is used to indicate which table must be returned to the user. Only the three least significant bits of the BLOCKID parameter are used by the TableRead function for the CYRF69303. The upper five bits are ignored. When the function is called, it transfers bytes from the table to SRAM addresses F8h—FFh.

The M8C's A and X registers are used by the TableRead function to return the die's Revision ID. The Revision ID is a 16-bit value hard coded into the SROM that uniquely identifies the die's design.

## Checksum Function

The Checksum function calculates a 16-bit checksum over a user specifiable number of blocks, within a single Flash macro (Bank) starting from block zero. The BLOCKID parameter is used to pass in the number of blocks to calculate the checksum over. A BLOCKID value of 1 calculates the checksum of only block 0, while a BLOCKID value of 0 calculates the checksum of all 256 user blocks. The 16-bit checksum is returned in KEY1 and KEY2. The parameter KEY1 holds the lower eight bits of the checksum and the parameter KEY2 holds the upper eight bits of the checksum.

The checksum algorithm executes the following sequence of three instructions over the number of blocks times 64 to be checksummed.

romx
add [KEY1], A
adc [KEY2], 0

**Table 31. Checksum Parameters** 

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Number of Flash blocks to calculate checksum on



# Clocking

The CYRF69303 internal oscillator outputs two frequencies, the Internal 24 MHz Oscillator and the 32 kHz Low power Oscillator.

The Internal 24 MHz Oscillator is designed such that it may be trimmed to an output frequency of 24 MHz over temperature and voltage variation. The Internal 24 MHz Oscillator accuracy is 24 MHz –22% to +10% (between 0 °C–70 °C). No external components are required to achieve this level of accuracy.

Firmware is responsible for selecting the correct trim values from the User row to match the power supply voltage in the end application and writing the values to the trim registers IOSCTR and LPOSCTR.

The internal low speed oscillator of nominally 32 kHz provides a slow clock source for the CYRF69303 in suspend mode. This is used to generate a periodic wakeup interrupt and provide a clock to sequential logic during power-up and power-down events when the main clock is stopped. In addition, this oscillator can

also be used as a clocking source for the Interval Timer clock (ITMRCLK) and Capture Timer clock (TCAPCLK). The 32 kHz Low power Oscillator can operate in low power mode or can provide a more accurate clock in normal mode. The Internal 32 kHz Low power Oscillator accuracy ranges from –53.12% to +56.25%. The 32 kHz low power oscillator can be calibrated against the internal 24 MHz oscillator or another timing source if desired.

CYRF69303 provides the ability to load new trim values for the 24 MHz oscillator based on voltage. This allows  $V_{DD}$  to be monitored and have firmware trim the oscillator based on voltage present. The IOSCTR register is used to set trim values for the 24 MHz oscillator. CYRF69303 is initialized with 3.30 V trim values at power on, then firmware is responsible for transferring the correct set of trim values to the trim registers to match the application's actual Vdd. The 32 kHz oscillator generally does not require trim adjustments versus voltage but trim values for the 32 kHz are also stored in Supervisory ROM.

Figure 9. SROM Table

	F8h	F9h	FAh	FBh	FCh	FDh	FEh	FFh
Table 0	Silicon ID [15-8]	Silicon ID [7-0]						
Table 1								
Table 2					24 MHz IOSCTR at 3.30V	24 MHz IOSCTR at 3.00V	24 MHz IOSCTR at 2.85V	24 MHz IOSCTR at 2.70V
Table 3	32 kHz LPOSCTR at 3.30V	32 kHz LPOSCTR at 3.00V	32 kHz LPOSCTR at 2.85V	32 kHz LPOSCTR at 2.70V				
Table 4								
Table 5								
Table 6								
Table 7								

To improve the accuracy of the IMO, new trim values are loaded based on supply voltage to the part. For this, firmware needs to make modifications to two registers:

- 1. The internal oscillator trim register at location 0x34.
- 2. The gain register at location 0x38.



## Trim values for the IOSCTR register:

The trim values are stored in SROM tables in the part as shown in Figure 9 on page 22. The trim values are read out from the part based on voltage settings and written to the IOSCTR register at location 0x34. The following pseudo code shows how this is done.

```
_main:
                  A, 2
           mov
           mov
                  [SSC_BLOCKID], A
Call SROM operation to read the SROM table (Refer to Table 30 on page 21 in the section SROM on page 18)
//After this command is executed, the trim values for 3.3, 3.0, 2.85 and 2.7 are stored at locations
FC through FF in the RAM. SROM calls are explained in the previous section of this datasheet
           mov
                  A, [FCh]
                                                                     // trim values for 3.3 V
                  A, [FDh]
                                                                     // trim values for 3.0 V
           mov
           mov
                  A, [FEh]
                                                                     // trim values for 2.85 V
;
                                                                      // trim values for 2.70 V
           mov
                  A, [FFh]
                  reg[IOSCTR], A // Loading IOSCTR with trim values for 3.0 V
           mov
.terminate:
    jmp .terminate
```

## **SROM Table Read Description**

The Silicon IDs for CYRF69303 devices are stored in SROM tables in the part, as shown in Figure 9.

The Silicon ID can be read out from the part using SROM Table reads. This is demonstrated in the following pseudo code. As mentioned in the section SROM on page 18, the SROM variables occupy address F8h through FFh in the SRAM. Each of the variables and their definition is given in section SROM on page 18.

```
AREA SSCParmBlkA(RAM, ABS)
    org F8h // Variables are defined starting at address F8h
SSC KEY1:
                          ; F8h
                                 supervisory key
SSC_RETURNCODE:
                    blk 1 ; F8h
                                 result code
SSC_KEY2 :
                    blk 1 ;F9h
                                 supervisory stack ptr key
                    blk 1 ; FAh
SSC_BLOCKID:
                                 block ID
                    blk 1 ; FBh pointer to data buffer
SSC_POINTER:
SSC_CLOCK:
                    blk 1 ; FCh Clock
SSC_MODE:
                    blk 1 ; FDh ClockW ClockE multiplier
SSC_DELAY:
                    blk 1 ; FEh flash macro sequence delay count
SSC_WRITE_ResultCode: blk 1 ; FFh temporary result code
main:
           mov
                 A, 0
                 [SSC_BLOCKID], A// To read from Table 0 - Silicon ID is stored in Table 0
           mov
//Call SROM operation to read the SROM table
                X, SP
                           ; copy SP into X
          mov
          mov
                A, X
                           ; A temp stored in X
          add
                A, 3
                                   ; create 3 byte stack frame (2 + pushed A)
                [SSC_KEY2], A
                                    ; save stack frame for supervisory code
          mov
   ; load the supervisory code for flash operations
                [SSC_KEY1], 3Ah ;FLASH_OPER_KEY - 3Ah
                           ; load A with specific operation. 06h is the code for Table read Table
                A.6
          mov
21 on page 18
          SSC
                           ; SSC call the supervisory ROM
// At the end of the SSC command the silicon ID is stored in F8 (MSB) and F9(LSB) of the SRAM
.terminate:
    jmp .terminate
```



## Gain value for the register at location [0x38]:

3.3 V = 0x40

3.0 V = 0x40

2.85 V = 0xFF

2.70 V = 0xFF

Load register [0x38] with the gain values corresponding to the appropriate voltage.

Table 32. Oscillator Trim Values vs. Voltage Settings

Supervisory ROM Table	Function
Table2 FCh	24 MHz IOSCTR at 3.30 V
Table2 FDh	24 MHz IOSCTR at 3.00 V
Table2 FEh	24 MHz IOSCTR at 2.85 V
Table2 FFh	24 MHz IOSCTR at 2.70 V
Table3 F8h	32 kHz LPOSCTR at 3.30 V
Table3 F9h	32 kHz LPOSCTR at 3.00 V
Table3 FAh	32 kHz LPOSCTR at 2.85 V
Table3 FBh	32 kHz LPOSCTR at 2.70 V

When using the 32 kHz oscillator the PITMRL/H must be read until two consecutive readings match before sending/receiving data. The following firmware example assumes the developer is interested in the lower byte of the PIT.

```
Read_PIT_counter:
mov A, reg[PITMRL]
```

```
mov [57h], A
mov A, reg[PITMRL]
mov [58h],A
mov [59h], A
mov A, reg[PITMRL]
mov [60h], A
;;;Start comparison
mov A, [60h]
mov X, [59h]
sub A, [59h]
jz done
mov A, [59h]
mov X, [58h]
sub A, [58h]
jz done
mov X, [57h]
;;;correct data is in memory location 57h
done:
mov [57h], X
```

# **Clock Architecture Description**

The CYRF69303 clock selection circuitry allows the selection of independent clocks for the CPU, Interval Timers, and Capture Timers.

#### CPU Clock

ret

The CPU clock, CPUCLK, can be sourced from the Internal 24 MHz oscillator. The selected clock source can optionally be divided by  $2^{n-1}$  where n is 0–7 (see Table 34 on page 25).

Table 33. CPU Clock Config (CPUCLKCR) [0x30] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved							
Read/Write	_							
Default	0	0	0	0	0	0	0	0

Bits 7:0 Reserved

Note The CPU speed selection is configured using the OSC CR0 Register (Figure 10 on page 27).



Table 34. OSC Control 0 (OSC\_CR0) [0x1E0] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Rese	erved	No Buzz	Sleep Ti	mer [1:0]	C	PU Speed [2:0	0]
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	1	0	0	0

Bits 7:6 Reserved
Bit 5 No Buzz

During sleep (the Sleep bit is set in the CPU\_SCR Register — Table 38 on page 29), the POR detection circuit is turned on periodically to detect any POR events on the  $V_{CC}$  pin (the Sleep Duty Cycle bits in the ECO\_TR are used to control the duty cycle — Table 42 on page 33). To facilitate the detection of POR events, the No Buzz bit is used to force the POR detection circuit to be continuously enabled during sleep. This results in a faster response to a POR event during sleep at the expense of a slightly higher than average sleep current. Obtaining the absolute lowest power usage in sleep mode requires the No Buzz bit be clear

- 0 = The POR detection circuit is turned on periodically as configured in the Sleep Duty Cycle.
- 1 = The Sleep Duty Cycle value is overridden. The POR detection circuit is always enabled.

Note The periodic Sleep Duty Cycle enabling is independent with the sleep interval shown in the following Sleep [1:0] bits.

Bits 4:3 Sleep Timer [1:0]

Sleep Timer [1:0]	ner Sleep Timer Clock Frequency (Nominal) Sleep Period (Nominal)		Watchdog Period (Nominal)	
00	512 Hz	1.95 ms	6 ms	
01	64 Hz	15.6 ms	47 ms	
10	8 Hz	125 ms	375 ms	
11	1 Hz	1 sec	3 sec	

Note Sleep intervals are approximate

Bits 2:0 CPU Speed [2:0]

The CYRF69303 may operate over a range of CPU clock speeds. The reset value for the CPU Speed bits is zero. Therefore, the default CPU speed is 3 MHz.

CPU Speed [2:0]	CPU when Internal Oscillator is selected
000	3 MHz (Default)
001	6 MHz
010	12 MHz
011	Reserved
100	1.5 MHz
101	750 kHz
110	187 kHz
111	Reserved