imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CYW20730

Single-Chip Bluetooth Transceiver for Wireless Input Devices

The Cypress CYW20730 is a Bluetooth 3.0-compliant, stand-alone baseband processor with an integrated 2.4 GHz transceiver. It is ideal for wireless input device applications including game controllers, keyboards, 3D glasses, remote controls, gestural input devices, and sensor devices. Built-in firmware adheres to the Bluetooth Human Interface Device (HID) profile and Bluetooth Device ID profile specifications.

The CYW20730 radio has been designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0.

The single-chip Bluetooth transceiver is a monolithic component implemented in a standard digital CMOS process and requires minimal external components to make a fully compliant Bluetooth device. The CYW20730 is available in three package options: a 32-pin, 5 mm × 5 mm QFN, a 40-pin, 6 mm × 6 mm QFN, and a 64-pin, 7 mm × 7 mm BGA.

Cypress Part Numbering Scheme

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

Broadcom Part Number	Cypress Part Number
BCM20730	CYW20730
BCM20730A2KML2GT	CYW20730A2KML2GT
BCM20730A1KML2G	CYW20730A1KML2G
BCM20730A1KMLG	CYW20730A1KMLG
BCM20730A1KFBGT	CYW20730A1KFBGT
BCM20730A2KFBG	CYW20730A2KFBG
BCM20730A1KFBG	CYW20730A1KFBG
BCM20730A1KML2GT	CYW20730A1KML2GT
BCM20730A2KML2G	CYW20730A2KML2G
BCM20730A1KMLGT	CYW20730A1KMLGT
BCM20730A2KFBGT	CYW20730A2KFBGT

Table 1. Mapping Table for Part Number between Broadcom and Cypress

Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use.

For a comprehensive list of acronyms and other terms used in Cypress documents, go to http://www.cypress.com/glossary.

Applications

- Wireless pointing devices: mice, trackballs, gestural controls
- Wireless keyboards
- 3D glasses
- Remote controls
- Game controllers

- Point-of-sale (POS) input devices
- Remote sensors
- Home automation
- Personal health and fitness monitoring

198 Champion Court



Features

- On-chip support for common keyboard and mouse interfaces eliminates external processor
- Programmable keyscan matrix interface, up to 8 × 20 keyscanning matrix
- 3-axis quadrature signal decoder
- Shutter control for 3D glasses
- Infrared modulator
- IR learning
- Triac control
- Triggered Broadcom Fast Connect
- Supports Adaptive Frequency Hopping
- Excellent receiver sensitivity
- Bluetooth specification 3.0 compatible, including enhanced power control (Unicast Connectionless Data)
- Bluetooth HID profile version 1.0 compliant
- Bluetooth Device ID profile version 1.3 compliant
- Bluetooth AVRCP-CT profile version 1.3 compliant

- 10-bit auxiliary ADC with 28 analog channels
- On-chip support for serial peripheral interface (master and slave modes)
- Broadcom Serial Communications (BSC) interface (compatible with Philips® (now NXP) I²C slaves)
- Programmable output power control meets Class 2 or Class 3 requirements
- Class 1 operation supported with external PA and T/R switch
- Integrated ARM Cortex[™]-M3 based microprocessor core
- On-chip power-on reset (POR)
- Support for EEPROM and serial flash interfaces
- Integrated low-dropout regulator (LDO)
- On-chip software controlled power management unit
- Three package types are available:
 - □ 32-pin QFN package (5 mm × 5 mm) □ 40-pin QFN package (6 mm × 6 mm)
 - □ 64-pin BGA package (7 mm × 7 mm)
- RoHS compliant






Figure 1. Functional Block Diagram

IoT Resources

Cypress provides a wealth of data at http://www.cypress.com/internet-things-iot to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (http://community.cypress.com/).



CYW20730

Contents

1. Functional Description	5
1.1 Keyboard Scanner	
1.2 Mouse Quadrature Signal Decoder	
1.3 Shutter Control for 3D Glasses	6
1.4 Infrared Modulator	7
1.5 Infrared Learning	7
1.6 Triac Control	8
1.7 Broadcom Proprietary Control Signaling and	
Triggered Broadcom Fast Connect	
1.8 Bluetooth Baseband Core	8
1.9 ADC Port	9
1.10 Serial Peripheral Interface	10
1.11 Microprocessor Unit	
1.12 Integrated Radio Transceiver	14
1.13 Peripheral Transport Unit	
1.14 Clock Frequencies	15
1.15 GPIO Port	

	10
1.16 PWM	
1.17 Power Management Unit	19
2. Pin Assignments	20
2.1 Pin Descriptions	20
2.2 Ball Maps	28
3. Specifications	31
3.1 Electrical Characteristics	
3.2 RF Specifications	34
3.3 Timing and AC Characteristics	36
4. Mechanical Information	41
4.1 Tape Reel and Packaging Specifications	44
5. Ordering Information	45
A. Appendix: Acronyms and Abbreviations	46
A.1 References	47
Document History	48
Sales, Solutions, and Legal Information	50



1. Functional Description

1.1 Keyboard Scanner

The keyboard scanner is designed to autonomously sample keys and store them into buffer registers without the need for the host microcontroller to intervene. The scanner has the following features:

- Ability to turn off its clock if no keys pressed.
- Sequential scanning of up to 160 keys in an 8 x 20 matrix.
- Programmable number of columns from 1 to 20.
- Programmable number of rows from 1 to 8.
- 16-byte key-code buffer (can be augmented by firmware).
- 128 kHz clock allows scanning of full 160-key matrix in about 1.2 ms.
- N-key rollover with selective 2-key lockout if ghost is detected.
- Keys are buffered until host microcontroller has a chance to read it, or until overflow occurs.
- Hardware debouncing and noise/glitch filtering.
- Low-power consumption. Single-digit µA-level sleep current.

1.1.1 Theory of Operation

The key scan block is controlled by a state machine with the following states:

Idle

The state machine begins in the idle state. In this state, all column outputs are driven high. If any key is pressed, a transition occurs on one of the row inputs. This transition causes the 128 kHz clock to be enabled (if it is not already enabled by another peripheral) and the state machine to enter the scan state. Also in this state, an 8-bit row-hit register and an 8-bit key-index counter is reset to 0.

Scan

In the scan state, a row counter counts from 0 up to a programmable number of rows minus 1. Once the last row is reached, the row counter is reset and the column counter is incremented. This cycle repeats until the row and column counters are both at their respective terminal count values. At that point, the state machine moves into the Scan-End state.

As the keys are being scanned, the key-index counter is incremented. This counter is the value compared to the modifier key codes stored, or in the key-code buffer if the key is not a modifier key. It can be used by the microprocessor as an index into a lookup table of usage codes.

Also, as the n-th row is scanned, the row-hit register is ORed with the current 8-bit row input values if the current column contains two or more row hits. During the scan of any column, if a key is detected at the current row, and the row-hit register indicates that a hit was detected in that same row on a previous column, then a ghost condition may have occurred, and a bit in the status register is set to indicate this.

Scan End

This state determines whether any keys were detected while in the scan state. If yes, the state machine returns to the scan state. If no, the state machine returns to the idle state, and the 128 kHz clock request signal is made inactive.

The microcontroller can poll the key status register.

CYW20730



1.2 Mouse Quadrature Signal Decoder

The mouse signal decoder is designed to autonomously sample two quadrature signals commonly generated by optomechanical mouse apparatus. The decoder has the following features:

Three pairs of inputs for X, Y, and Z (typical scroll wheel) axis signals. Each axis has two options:

- □ For the X axis, choose P2 or P32 as X0 and P3 or P33 as X1.
- □ For the Y axis, choose P4 or P34 as Y0 and P5 or P35 as Y1.
- □ For the Z axis, choose P6 or P36 as Z0 and P7 or P37 as Z1.

Control of up to four external high current GPIOs to power external optoelectronics:

- Turn-on and turn-off time can be staggered for each HC-GPIO to avoid simultaneous switching of high currents and having multiple high-current devices on at the same time.
- □ Sample time can be staggered for each axis.
- □ Sense of the control signal can be active high or active low.
- □ Control signal can be tristated for off condition or driven high or low, as appropriate.

1.2.1 Theory of Operation

The mouse decoder block has four 16-bit PWMs for controlling external quadrature devices and sampling the quadrature inputs at its core.

The GPIO signals may be used to control such items as LEDs, external ICs that may emulate quadrature signals, photodiodes, and photodetectors.

1.3 Shutter Control for 3D Glasses

The CYW20730, combined with the CYW20702, provides full system support for 3D glasses on televisions. The CYW20702 gets frame synchronization signals from the TV, converts them into proprietary timing control messages, then passes these messages to the CYW20730. The CYW20730 uses these messages to synchronize the shutter control for the 3D glasses with the television frames.

The CYW20730 can provide up to four synchronized control signals for left and right eye shutter control. These four lines can output pulses with microsecond resolution for on and off timing. The total cycle time can be set for any period up to 65535 msec. The pulses are synchronized to each other for left and right eye shutters.

The CYW20730 seamlessly adjusts the timing of the control signals based on control messages from the CYW20702, ensuring that the 3D glasses remain synchronized to the TV display frame.

3D hardware control on the CYW20730 works independently of the rest of the system. The CYW20730 negotiates sniff with the CYW20702 and, except for sniff resynchronization periods, most of the CYW20730 circuitry remains in a low power state while the 3D glasses subsystem continues to provide shutter timing and control pulses. This significantly reduces total system power consumption.


The CYW20730A2 has the new BT SIG 3DG profile, as well as legacy mode 3DG, included in ROM. This allows it to support a smaller and lower cost external memory of 4 KB.



1.4 Infrared Modulator


The CYW20730 includes hardware support for infrared TX. The hardware can transmit both modulated and unmodulated waveforms. For modulated waveforms, hardware inserts the desired carrier frequency into all IR transmissions. IR TX can be sourced from firmware-supplied descriptors, a programmable bit, or the peripheral UART transmitter.

If descriptors are used, they include IR on/off state and the duration between 1–32767 µsec. The CYW20730 IR TX firmware driver inserts this information in a hardware FIFO and makes sure that all descriptors are played out without a glitch due to underrun. See Figure 2.



1.5 Infrared Learning

The CYW20730 includes hardware support for infrared learning. The hardware can detect both modulated and unmodulated signals. For modulated signals, the CYW20730 can detect carrier frequencies between 10 kHz and 500 kHz and the duration that the signal is present or absent. The CYW20730 firmware driver supports further analysis and compression of learned signal. The learned signal can then be played back through the CYW20730 IR TX subsystem. See Figure 3.







1.6 Triac Control

The CYW20730 includes hardware support for zero-crossing detection and trigger control for up to four triacs. The CYW20730 detects zero-crossing on the AC zero detection line and uses that to provide a pulse that is offset from the zero-crossing. This allows the CYW20730 to be used in dimmer applications, as well as any other applications that require a control signal that is offset from an input event.

1.7 Broadcom Proprietary Control Signaling and Triggered Broadcom Fast Connect

Broadcom Proprietary Control Signaling (BPCS) and Triggered Broadcom Fast Connect (TBFC) are Broadcom-proprietary baseband (ACL) suspension and low latency reconnection mechanisms that reestablish the baseband connection with the peer controller that also supports BPCS/TBFC.

The CYW20730 uses BPCS primitives to allow a Human Interface Device (HID) to suspend all RF traffic after a configurable idle period with no reportable activity. To conserve power, it can then enter one of its low power states while still logically remaining connected at the L2CAP and HID layers with the peer device. When an event requires the HID to deliver a report to the peer device, the CYW20730 uses the TBFC and BPCS mechanisms to reestablish the baseband connection and can immediately resume L2CAP traffic, greatly reducing latency between the event and delivery of the report to the peer device.

Certain applications may make use of the CYW20730 Baseband Fast Connect (BFC) mechanism for power savings and lower latencies not achievable by using even long sniff intervals by completely eliminating the need to maintain an RF link, while still being able to establish ACL and L2CAP connections much faster than regular methods.

1.8 Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high performance Bluetooth operation. The BBC manages the buffering, segmentation, and data routing for all connections. It also buffers data that passes through it, handles data flow control, schedules ACL TX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCI packets. In addition to these functions, it independently handles HCI event types and HCI command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase TX/RX data reliability and security before sending over the air:

- Receive Functions: symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening.
- Transmit Functions: data framing, FEC generation, HEC generation, CRC generation, link key generation, data encryption, and data whitening.

1.8.1 Frequency Hopping Generator

The frequency hopping sequence generator selects the correct hopping channel number depending on the link controller state, Bluetooth clock, and device address.

1.8.2 E0 Encryption

The encryption key and the encryption engine are implemented using dedicated hardware to reduce software complexity and provide minimal processor intervention.

1.8.3 Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the Link Control Unit (LCU). This layer consists of the Command Controller, which takes software commands, and other controllers that are activated or configured by the Command Controller to perform the link control tasks. Each task performs a different Bluetooth link controller state. STANDBY and CONNECTION are the two major states. In addition, there are five substates: page, page scan, inquiry, inquiry scan, and sniff.

1.8.4 Adaptive Frequency Hopping

The CYW20730 gathers link quality statistics on a channel-by-channel basis to facilitate channel assessment and channel map selection. The link quality is determined by using both RF and baseband signal processing to provide a more accurate frequency hop map.





1.8.5 Bluetooth Version 3.0 Features

The CYW20730 supports Bluetooth 3.0, including the following options:

- Enhanced Power Control
- Unicast Connectionless Data
- HCI Read Encryption Key Size command

The CYW20730 also supports the following Bluetooth version 2.1 features:

- Extended Inquiry Response
- Sniff Subrating
- Encryption Pause and Resume
- Secure Simple Pairing
- Link Supervision Timeout Changed Event
- Erroneous Data Reporting
- Non-Automatically-Flushable Packet Boundary Flag
- Security Mode 4

1.8.6 Test Mode Support

The CYW20730 fully supports Bluetooth Test mode, as described in Part 1 of the Bluetooth 3.0 specification. This includes the transmitter tests, normal and delayed loopback tests, and the reduced hopping sequence.

In addition to the standard Bluetooth Test mode, the device supports enhanced testing features to simplify RF debugging and qualification as well as type-approval testing.

1.9 ADC Port

The CYW20730 contains a 16-bit ADC (effective number of bits is 10).

Additionally:

- There are 28 analog input channels in the 64-pin package, 12 analog input channels in the 40-pin package, and 9 analog input channels in the 32-pin package. All channels are multiplexed on various GPIOs.
- \blacksquare The conversion time is 10 $\mu s.$
- There is a built-in reference with supply- or band-gap based reference modes.
- The maximum conversion rate is 187 kHz.
- There is a rail-to-rail input swing.

The ADC consists of an analog ADC core that performs the actual analog-to-digital conversion and digital hardware that processes the output of the ADC core into valid ADC output samples. Directed by the firmware, the digital hardware also controls the input multiplexers that select the ADC input signal V_{inp} and the ADC reference signals V_{ref} .

Mode	ENOB (Typical)	Maximum Sampling Rate (kHz)	Latency ^a (µs)
0	13	5.859	171
1	12.6	11.7	85
2	12	46.875	21
3	11.5	93.75	11
4	10	187	5

Table 2. ADC Modes

a. Settling time after switching channels.



1.10 Serial Peripheral Interface

The CYW20730 has two independent SPI interfaces. One is a master-only interface and the other can be either a master or a slave. Each interface has a 16-byte transmit buffer and a 16-byte receive buffer. To support more flexibility for user applications, the CYW20730 has optional I/O ports that can be configured individually and separately for each functional pin, as shown in Table 3. The CYW20730 acts as an SPI master device that supports 1.8V or 3.3V SPI slaves, as shown in Table 3. The CYW20730 can also act as an SPI slave device that supports a 1.8V or 3.3V SPI master, as shown in Table 3.

Table 3. CYW20730 First SPI Set (Master Mode)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS ^a
Configuration set 1	SCL	SDA	P24	-
Configuration set 2	SCL	SDA	P26	-
Configuration set 3 (Default for serial flash)	SCL	SDA	P32	P33
Configuration set 4	SCL	SDA	P39	_

a. Any GPIO can be used as SPI_CS when SPI is in master mode.

Table 4. CYW20730 Second SPI Set (Master Mode)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS ^a
Configuration set 1	P3	P0	P1	_
Configuration set 2	P3	P0	P5	_
Configuration set 3	P3	P2	P1	_
Configuration set 4	P3	P2	P5	_
Configuration set 5	P3	P4	P1	_
Configuration set 6	P3	P4	P5	_
Configuration set 7	P3	P27	P1	_
Configuration set 8	P3	P27	P5	_
Configuration set 9	P3	P38	P1	_
Configuration set 10	P3	P38	P5	_
Configuration set 11	P7	P0	P1	_
Configuration set 12	P7	P0	P5	-
Configuration set 13	P7	P2	P1	-
Configuration set 14	P7	P2	P5	-
Configuration set 15	P7	P4	P1	_
Configuration set 16	P7	P4	P5	_
Configuration set 17	P7	P27	P1	_
Configuration set 18	P7	P27	P5	_
Configuration set 19	P7	P38	P1	_
Configuration set 20	P7	P38	P5	_
Configuration set 21	P24	P0	P25	_
Configuration set 22	P24	P2	P25	_
Configuration set 23	P24	P4	P25	_
Configuration set 24	P24	P27	P25	_



Table 4. CYW20730 Second SPI Set (Master Mode) (Cont.)

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS ^a
Configuration set 25	P24	P38	P25	-
Configuration set 26	P36	P0	P25	-
Configuration set 27	P36	P2	P25	-
Configuration set 28	P36	P4	P25	-
Configuration set 29	P36	P27	P25	-
Configuration set 30	P36	P38	P25	-

a. Any GPIO can be used as SPI_CS when SPI is in master mode.

Table 5. CYW20730 Second SPI Set (Slave Mode)^a

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS
Configuration set 1	P3	P0	P1	P2
Configuration set 2	P3	P0	P5	P2
Configuration set 3	P3	P4	P1	P2
Configuration set 4	P3	P4	P5	P2
Configuration set 5	P7	P0	P1	P2
Configuration set 6	P7	P0	P5	P2
Configuration set 7	P7	P4	P1	P2
Configuration set 8	P7	P4	P5	P2
Configuration set 9	P3	P0	P1	P6
Configuration set 10	P3	P0	P5	P6
Configuration set 11	P3	P4	P1	P6
Configuration set 12	P3	P4	P5	P6
Configuration set 13	P7	P0	P1	P6
Configuration set 14	P7	P0	P5	P6
Configuration set 15	P7	P4	P1	P6
Configuration set 16	P7	P4	P5	P6
Configuration set 17	P24	P27	P25	P26
Configuration set 18	P24	P33	P25	P26
Configuration set 19	P24	P38	P25	P26
Configuration set 20	P36	P27	P25	P26
Configuration set 21	P36	P33	P25	P26
Configuration set 22	P36	P38	P25	P26
Configuration set 23	P24	P27	P25	P32
Configuration set 24	P24	P33	P25	P32
Configuration set 25	P24	P38	P25	P32
Configuration set 26	P36	P27	P25	P32
Configuration set 27	P36	P33	P25	P32
Configuration set 28	P36	P38	P25	P32



Table 5. CYW20730 Second SPI Set (Slave Mode)^a

Pin Name	SPI_CLK	SPI_MOSI	SPI_MISO	SPI_CS
Configuration set 29	P24	P27	P25	P39
Configuration set 30	P24	P33	P25	P39
Configuration set 31	P24	P38	P25	P39
Configuration set 32	P36	P27	P25	P39
Configuration set 33	P36	P33	P25	P39
Configuration set 34	P36	P38	P25	P39

a. Additional configuration sets are available upon request.

1.11 Microprocessor Unit

The CYW20730 microprocessor unit (µPU) executes software from the link control (LC) layer up to the application layer components that ensure adherence to the Bluetooth Human Interface Device (HID) profile and Audio/Video Remote Control Profile (AVRCP). The microprocessor is based on an ARM Cortex[™]-M3, 32-bit RISC processor with embedded ICE-RT debug and JTAG interface units. The µPU has 320 KB of ROM for program storage and boot-up, 60 KB of RAM for scratch-pad data, and patch RAM code.

The internal boot ROM provides power-on reset flexibility, which enables the same device to be used in different HID applications with an external serial EEPROM or with an external serial flash memory. At power-up, the lowest layer of the protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes and feature additions. The device can also support the integration of user applications.

1.11.1 EEPROM Interface

The CYW20730 provides a Broadcom Serial Control (BSC) master interface. The BSC is programmed by the CPU to generate four types of BSC bus transfers: read-only, write-only, combined read/write, and combined write/read. BSC supports both low-speed and fast mode devices. The BSC is compatible with a Philips® (now NXP) I²C slave device, except that master arbitration (multiple I²C masters contending for the bus) is not supported.

The EEPROM can contain customer application configuration information including: application code, configuration data, patches, pairing information, BD_ADDR, baud rate, SDP service record, and file system information used for code.

Native support for the Microchip® 24LC128, Microchip 24AA128, and ST Micro® M24128-BR is included.

1.11.2 Serial Flash Interface


The CYW20730 includes an SPI master controller that can be used to access serial flash memory. The SPI master contains an AHB slave interface, transmit and receive FIFOs, and the SPI core PHY logic.

Devices natively supported include the following:

- Atmel® AT25BCM512B
- MXIC® MX25V512ZUI-20G



1.11.3 Internal Reset



1.11.4 External Reset

The CYW20730 has an integrated power-on reset circuit that completely resets all circuits to a known power-on state. An external active low reset signal, RESET_N, can be used to put the CYW20730 in the reset state. The RESET_N pin has an internal pull-up resistor and, in most applications, it does not require that anything be connected to it. RESET_N should only be released after the VDDO supply voltage level has been stabilized.




Figure 5. External Reset Timing



1.12 Integrated Radio Transceiver

The CYW20730 has an integrated radio transceiver that is optimized for 2.4 GHz Bluetooth® wireless systems. It has been designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0 and meets or exceeds the requirements to provide the highest communication link quality of service.

1.12.1 Transmitter Path

The CYW20730 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYW20730 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

1.12.2 Receiver Path

The receiver path uses a low IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic range, and high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYW20730 to be used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYW20730 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

1.12.3 Local Oscillator

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The CYW20730 uses an internal loop filter.

1.12.4 Calibration

The CYW20730 radio transceiver features a self-contained automated calibration scheme. No user interaction is required during normal operation or during manufacturing to provide optimal performance. Calibration compensates for filter, matching network, and amplifier gain and phase characteristics to yield radio performance within 2% of what is optimal. Calibration takes process and temperature variations into account, and it takes place transparently during normal operation and hop setting times.

1.12.5 Internal LDO Regulator

The CYW20730 has an integrated 1.2V LDO regulator that provides power to the digital and RF circuits. The 1.2V LDO regulator operates from a 1.425V to 3.63V input supply with a 30 mA maximum load current.

Note: Always place the decoupling capacitors near the pins as closely together as possible.



1.13 Peripheral Transport Unit

1.13.1 Broadcom Serial Communications Interface

The CYW20730 provides a 2-pin master BSC interface, which can be used to retrieve configuration information from an external EEPROM or to communicate with peripherals such as track-ball or touch-pad modules, and motion tracking ICs used in mouse devices. The BSC interface is compatible with I²C slave devices. The BSC does not support multimaster capability or flexible wait-state insertion by either master or slave devices.

The following transfer clock rates are supported by the BSC:

- 100 kHz
- 400 kHz
- 800 kHz (Not a standard I²C-compatible speed.)
- 1 MHz (Compatibility with high-speed I²C-compatible devices is not guaranteed.)
- The following transfer types are supported by the BSC:
- Read (Up to 16 bytes can be read.)
- Write (Up to 16 bytes can be written.)
- Read-then-Write (Up to 16 bytes can be read and up to 16 bytes can be written.)
- Write-then-Read (Up to 16 bytes can be written and up to 16 bytes can be read.)

Hardware controls the transfers, requiring minimal firmware setup and supervision.

The clock pin (SCL) and data pin (SDA) are both open-drain I/O pins. Pull-up resistors external to the CYW20730 are required on both the SCL and SDA pins for proper operation.

1.13.2 UART Interface

The UART is a standard 2-wire interface (RX and TX) and has adjustable baud rates from 9600 bps to 1.5 Mbps. The baud rate can be selected via a vendor-specific UART HCI command. The interface supports the Bluetooth 3.0 UART HCI (H5) specification. The default baud rate for H5 is 115.2 kbaud.

Both high and low baud rates can be supported by running the UART clock at 24 MHz.

The CYW20730 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within ±5%.

1.14 Clock Frequencies

The CYW20730 is set with crystal frequency of 24 MHz.

1.14.1 Crystal Oscillator

The crystal oscillator requires a crystal with an accuracy of ± 20 ppm as defined by the Bluetooth specification. Two external load capacitors in the range of 5 pF to 30 pF are required to work with the crystal oscillator. The selection of the load capacitors is crystal dependent. Table 6 on page 16 shows the recommended crystal specification.

Figure 6. Recommended Oscillator Configuration—12 pF Load Crystal






Table 6.	Reference	Crystal	Electrical	Specifications
Table 0.	Reference	Orystar	Liectrical	opecifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Nominal frequency	_	-	24.000	_	MHz
Oscillation mode	-		Fundamental		-
Frequency tolerance	@25°C	-	±10	-	ppm
Tolerance stability over temp	@0°C to +70°C	-	±10	-	ppm
Equivalent series resistance	-	-	—	50	W
Load capacitance	-	-	12	-	pF
Operating temperature range	-	0	—	+70	°C
Storage temperature range	-	-40	—	+125	°C
Drive level	-	-	—	200	μW
Aging	-	_	_	±10	ppm/year
Shunt capacitance	_	_	_	2	pF

HID Peripheral Block

The peripheral blocks of the CYW20730 all run from a single 128 kHz low-power RC oscillator. The oscillator can be turned on at the request of any of the peripherals. If the peripheral is not enabled, it shall not assert its clock request line.

The keyboard scanner is a special case in that it may drop its clock request line even when enabled and then reassert the clock request line if a keypress is detected.

32 kHz Crystal Oscillator

Figure 7 shows the 32 kHz crystal (XTAL) oscillator with external components and Table 7 on page 17 lists the oscillator's characteristics. It is a standard Pierce oscillator using a comparator with hysteresis on the output to create a single-ended digital output. The hysteresis was added to eliminate any chatter when the input is around the threshold of the comparator and is ~100 mV. This circuit can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1 = 10 M Ω , C1 = C2 = ~10 pF. The values of C1 and C2 are used to fine-tune the oscillator.

Figure 7. 32 kHz Oscillator Block Diagram






Table 7. XTAL Oscillator Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Output frequency	Foscout	-	_	32.768	_	kHz
Frequency tolerance	_	Crystal dependent	-	100	-	ppm
Start-up time	T _{startup}	-	_	_	500	ms
XTAL drive level	P _{drv}	For crystal selection	0.5	-	-	μW
XTAL series resistance	R _{series}	For crystal selection	-	-	70	kΩ
XTAL shunt capacitance	C _{shunt}	For crystal selection	_	-	1.3	pF

1.15 GPIO Port

The CYW20730 has 14 general-purpose I/Os (GPIOs) in the 32-pin package, 22 GPIOs in the 40-pin package, and 40 GPIOs in the 64-pin package. All GPIOs support programmable pull-up and pull-down resistors, and all support a 2 mA drive strength except P26, P27, P28, and P29, which provide a 16 mA drive strength at 3.3V supply.

1.15.1 Port 0-Port 1, Port 8-Port 23, and Port 28-Port 38

All of these pins can be programmed as ADC inputs.

1.15.2 Port 26-Port 29

P[26:29] consists of four pins. All pins are capable of sinking up to 16 mA for LED. These pins also have the PWM function, which can be used for LED dimming.




1.16 PWM

The CYW20730 has four internal PWM channels. The PWM module consists of the following:

- PWM1–4
- Each of the four PWM channels, PWM1–4, contains the following registers:
- □ 10-bit initial value register (read/write)
- □ 10-bit toggle register (read/write)
- □ 10-bit PWM counter value register (read)
- The PWM configuration register is shared among PWM1-4 (read/write). This 12-bit register is used:
- □ To configure each PWM channel.
- □ To select the clock of each PWM channel
- □ To change the phase of each PWM channel

Figure 8 shows the structure of one PWM channel.

Figure 8. PWM Channel Block Diagram







1.17 Power Management Unit

The Power Management Unit (PMU) provides power management features that can be invoked by software through power management registers or packet-handling in the baseband core.

1.17.1 RF Power Management

The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier to the 2.4 GHz transceiver, which then processes the power-down functions accordingly.

1.17.2 Host Controller Power Management

Power is automatically managed by the firmware based on input device activity. As a power-saving task, the firmware controls the disabling of the on-chip regulator when in deep Sleep mode.

1.17.3 BBC Power Management

There are several low-power operations for the BBC:

- Physical layer packet handling turns RF on and off dynamically within packet TX and RX.
- Bluetooth-specified low-power connection sniff mode. While in these low-power connection modes, the CYW20730 runs on the Low Power Oscillator and wakes up after a predefined time period.

The CYW20730 automatically adjusts its power dissipation based on user activity. The following power modes are supported:

- Active mode
- Idle mode
- Sleep mode
- HIDOFF mode

The CYW20730 transitions to the next lower state after a programmable period of user inactivity. Busy mode is immediately entered when user activity resumes.

In HIDOFF mode, the CYW20730 baseband and core are powered off by disabling power to LDOOUT. The VDDO domain remains powered up and will turn the remainder of the chip on when it detects user events. This mode minimizes chip power consumption and is intended for long periods of inactivity.



2. Pin Assignments

2.1 Pin Descriptions

Table 8. Pin Descriptions

Pin Number				1/0	Dever Demein	Description				
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	I/O	Power Domain	Description				
	Radio I/O									
6	8	F1	RF	I/O	VDD_RF	RF antenna port				
	RF Power Supplies									
4	6	D1	VDDIF	I	VDD_RF	IFPLL power supply				
5	7	E1	VDDFE	I	VDD_RF	RF front-end supply				
7	9	H1	VDDVCO	I	VDD_RF	VCO, LOGEN supply				
8	10	H2	VDDPLL	I	VDD_RF	RFPLL and crystal oscillator supply				
			Pov	ver Supplie	S					
11	13	H6	VDDC	I	N/A	Baseband core supply				
-	-	D4, E2, E5, F2, G1, G2	VSS	I	N/A	Ground				
28	34	A6, D7	VDDO	I	VDDO	I/O pad and core supply				
14	16	-	VDDM	I	VDDM	I/O pad supply				
	•		Clock Generate	or and Crys	stal Interface					
9	11	H3	XTALI	I	VDD_RF	Crystal oscillator input. See "Crystal Oscillator" on page 15 for options.				
10	12	G3	XTALO	0	VDD_RF	Crystal oscillator output.				
	40	A3	XTALI32K	I	VDDO	Low-power oscillator (LPO) input is used. Alternative Function:				
1						■ P11 and P27 in 32-QFN only				
						■ P11 in 40-QFN only				
						■ P39 in 64-BGA only				
						Low-power oscillator (LPO) output. Alternative Function:				
32	39	В3	XTALO32K	0	VDDO	■ P12 and P26 in 32-QFN only				
				· ·		■ P12 in 40-QFN only				
						■ P38 in 64-BGA only				
	I	I		Core						
18	20	G8	RESET_N	I/O PU	VDDO	Active-low system reset with open-drain output & internal pull-up resistor				
17	19	G7	TMC	I	VDDO	Test mode control High: test mode Connect to GND if not used.				



Table 8. Pin Descriptions (Cont.)

Pin Number			Pin Name	I/O	Power Domain	Description				
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	1/0	Power Domain	Description				
	UART									
12	14	H5	UART_RXD	I	VDDM ^a	UART serial input – Serial data input for the HCI UART interface. Leave uncon- nected if not used. Alternative function:				
						■ GPIO3				
13	15	G5	UART_TXD	O, PU	VDDM ^a	UART serial output – Serial data output for the HCI UART interface. Leave unconnected if not used. Alternative Function:				
						■ GPIO2				
				BSC	·					
	17	17 F7	SDA	I/O, PU	VDDM ^a	Data signal for an external I ² C device. Alternative function:				
15						■ SPI_1: MOSI (master only)				
						■ GPIO0				
						■ CTS				
						Clock signal for an external I ² C device. Alternative function:				
16	18	18 E8	SCL	I/O, PU	VDDM ^a	■ SPI_1: SPI_CLK (master only)				
-				-, -		■ GPIO1				
						■ RTS				
	LDO Regulator Power Supplies									
2	4	B1	LDOIN	I	LDO	Battery input supply for the LDO				
3	5	C1	LDOOUT	0	LDO	LDO output				

a. VDDO for 64-pin package.



Table 9. GPIO Pin Descriptions^a

P	Pin Number			Default Di		Dowor		
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	Default Di- rection	After POR	Power Domain	Alternate Function Description	
							■ GPIO: P0	
							Keyboard scan input (row): KSI0	
							A/D converter input	
19	21	F6	P0	lasut	Floating	VDDO	Peripheral UART: puart_tx	
19	21	10	10	Input	ribating	VDDO	SPI_2: MOSI (master and slave)	
							■ IR_RX	
							■ 60 Hz_main	
							Not available during TMC=1	
							■ GPIO: P1	
				Input			Keyboard scan input (row): KSI1	
20	22	G6	P1		Floating	VDDO	A/D converter input	
20	22	60					Peripheral UART: puart_rts	
							■ SPI_2: MISO (master and slave)	
							■ IR_TX	
		H8		Input	Floating	VDDO	■ GPIO: P2	
							Keyboard scan input (row): KSI2	
							Quadrature: QDX0	
22	24		P2				Peripheral UART: puart_rx	
							■ Triac control 2	
							■ SPI_2: SPI_CS (slave only)	
							SPI_2: SPI_MOSI (master only)	
		23 F8						■ GPIO: P3
			P3	Input	Floating	VDDO	Keyboard scan input (row): KSI3	
21	23						Quadrature: QDX1	
							Peripheral UART: puart_cts	
							■ SPI_2: SPI_CLK (master and slave)	
							■ GPIO: P4	
		H7				VDDO	Keyboard scan input (row): KSI4	
23	25		D4	Incut	Floating		■ Quadrature: QDY0	
20	25		H7 P4	Input			Peripheral UART: puart_rx	
							■ SPI_2: MOSI (master and slave)	
							■ IR_TX	



Table 9. GPIO Pin Descriptions^a (Cont.)

Pin Number			Default Di-		Power					
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	rection	After POR	Domain	Alternate Function Description			
							■ GPIO: P5			
							Keyboard scan input (row): KSI5			
-	26	E6	P5	Input	Floating	VDDO	■ Quadrature: QDY1			
							Peripheral UART: puart_tx			
							■ SPI_2: MISO (master and slave)			
							■ GPIO: P6			
							Keyboard scan input (row): KSI6			
			DC				■ Quadrature: QDZ0			
-	27	F5	P6 PWM2	Input	Floating	VDDO	Peripheral UART: puart_rts			
							■ SPI_2: SPI_CS (slave only)			
							■ 60Hz_main			
							■ Triac control 1			
				Input	Floating		■ GPIO: P7			
							Keyboard scan input (row): KSI7			
-	28	C5	P7			VDDO	■ Quadrature: QDZ1			
							Peripheral UART: puart_cts			
							■ SPI_2: SPI_CLK (master and slave)			
	29	F4	-4 P8	Input	Floating	VDDO	■ GPIO: P8			
							Keyboard scan output (column): KSO0			
24							■ A/D converter input			
							■ External T/R switch control: ~tx_pd Alternative Function:			
							■ P33 in 32-QFN only			
		3 A1		Input	Floating	VDDO	■ GPIO: P9			
_	3		P9				Keyboard scan output (column): KSO1			
	0						■ A/D converter input			
							External T/R switch control: tx_pd			
			D 40				■ GPIO: P10			
-	2	D2	2 P10 PWM3	Input	Floating	VDDO	Keyboard scan output (column): KSO2			
							A/D converter input			
	40						GPIO: P11			
		40 C2 P11	C2 P11		Floating	VDDO	Keyboard scan output (column): KSO3			
1				Input			■ A/D converter input			
·						■ XTALI32K (32-QFN and 40-QFN only) Alternative Function:				



Table 9. GPIO Pin Descriptions^a (Cont.)

Pin Number		Dia Nama Default Di-	Bou	Power														
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	rection	After POR	Domain	Alternate Function Description											
							■ GPIO: P12											
							Keyboard scan output (column): KSO4											
32	39	B2	P12	Input	Floating	VDDO	A/D converter input											
							XTALO32K (32-QFN and 40-QFN only) Alternative Function:											
							■ P26 in 32-QFN only											
							■ GPIO: P13											
							Keyboard scan output (column): KSO5											
29	35	F3	P13	Input	Floating	VDDO	A/D converter input											
			PWM3				Triac control 3 Alternative Function:											
							■ P28 in 32-QFN only											
							■ GPIO: P14											
				Input		VDDO	Keyboard scan output (column): KSO6											
30	36	D3	P14		Floating		A/D converter input											
			PWM2				Triac control 4 Alternative Function:											
							■ P38 in 32-QFN only											
							■ GPIO: P15											
		A2		P15 Input	Floating	VDDO	Keyboard scan output (column): KSO7											
31	37		P15				■ A/D converter input											
							■ IR_RX											
							■ 60Hz_main											
			540				■ GPIO: P16											
-	-	- C8	C8	C8	C8	C8	C8	C8	C8	C8	C8	69	C8	P16	Input	Floating	VDDO	Keyboard scan output (column): KSO8
							■ GPIO: P17											
_	_	H4	P17	Input	Floating	VDDO	■ Keyboard scan output (column): KSO9											
					1		-	■ A/D converter input										
							■ GPIO: P18											
_	_	C7	P18	Input	Floating	VDDO	■ Keyboard scan output (column): KSO10											
				1			■ A/D converter input											
_				Input			■ GPIO: P19											
	-	– B8	B8 P19		Floating	VDDO	■ Keyboard scan output (column): KSO11											
						Ũ		■ A/D converter input										
	_						GPIO: P20											
-		A8	A8 P20	Input	Floating	VDDO	■ Keyboard scan output (column): KSO12											
							■ A/D converter input											



Table 9. GPIO Pin Descriptions^a (Cont.)

Pin Number			Default Di-	Bowe	Power	л г	
32-Pin QFN	40-pin QFN	64-pin BGA	Pin Name	rection	After POR	Domain	Alternate Function Description
							■ GPIO: P21
_	_	C6	P21	Input	Floating	VDDO	■ Keyboard scan output (column): KSO13
				mpor	. iosaing		A/D converter input
							■ Triac control 3
							■ GPIO: P22
_	_	G4	P22	Input	Floating	VDDO	Keyboard scan output (column): KSO14
					· · ·		A/D converter input
							Triac control 4
							■ GPIO: P23
-	-	E3	P23	Input	Floating	VDDO	■ Keyboard scan output (column): KSO15
							A/D converter input
							GPIO: P24 Key based ages subset (scheme): KOO10
07	22		P24	Input	Floating	VDDO	■ Keyboard scan output (column): KSO16
27	33	A7					SPI_2: SPI_CLK (master and slave)
							■ SPI_1: MISO (master only)
							 Peripheral UART: puart_tx GPIO: P25
	32	B7	P25	Input	Floating	VDDO	 Keyboard scan output (column): KSO17
26							■ SPI_2: MISO (master and slave)
							 Peripheral UART: puart_rx
							■ GPIO: P26
		38 A4				VDDO	■ Keyboard scan output (column): KSO18
			A4 P26 PWM0				■ SPI_2: SPI_CS (slave only)
							■ SPI_1: MISO (master only)
32	38			Input	Floating		■ Optical control output: QOC0
							■ Triac control 1 Alternative Function:
							■ P12 in 32-QFN only Current: 16 mA
							■ GPIO: P27
					Floating	VDDO	■ Keyboard scan output (column): KSO19
							SPI_2: MOSI (master and slave)
1	1	1 B4	B4 P27 PWM1	Input			Optical control output: QOC1
							Triac control 2 Alternative Function:
							■ P11 in 32-QFN only Current: 16 mA