## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **ADVANCE**

## CYW43143

# Single Chip IEEE 802.11 b/g/n MAC/PHY/Radio with USB/SDIO Host Interface

The CYW43143 is a single-band, single-stream, IEEE 802.11n compliant, MAC/PHY/Radio system-on-a-chip with internal 2.4 GHz Power Amplifier (PA) and integrated T/R switch. The CYW43143 supports internal RX diversity by providing two antenna ports. The device enables development of USB or SDIO 802.11n WLAN clients that can take advantage of the high throughput and extended range of Cypress second-generation solution. The CYW43143 maintains compatibility with legacy IEEE 802.11b/g devices.

State-of-the-art security is provided by industry standard support for WPA, WPA2 (802.11i), and hardware-accelerated AES encryption/decryption, coupled with TKIP, IEEE 802.1X support, and a WLAN Authentication and Privacy Infrastructure (WAPI) hardware engine.

Embedded hardware acceleration enables increased system performance and reduced host-CPU utilization in both client and access point configurations. The CYW43143 also supports Cypress widely accepted and deployed WPS to easily secure WLAN networks.

- SDIO and USB wireless client modules for digital TVs, Blu-ray Disc<sup>®</sup> players, set-top boxes, game consoles, and printers.
- Supports the I<sup>2</sup>S digital audio interface.
- Stand-alone wireless USB dongles and multimedia streaming boxes.

## **Cypress Part Numbering Scheme**

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

#### Table 1. Mapping Table for Part Number between Broadcom and Cypress

Broadcom Part Number	Cypress Part Number	
BCM43143	CYW43143	
BCM43143KMLG	CYW43143KMLG	

#### Features

Supports 3.3V  $\pm 10\%$  power supply input with high efficiency Power Management Unit (PMU).

- Programmable dynamic power management.
- Eight GPIOs with multiplexed JTAG interface.
- Complies with USB 2.0 specification and link power management.
- Supports standard SDIO v2.0 (50 MHz, 4-bit and 1-bit) and USB host interfaces.
- 20 MHz reference clock.

#### IEEE 802.11x Key Features:

- IEEE 802.11n compliant.
- 2.4 GHz internal PA.
- Internal T/R and RX diversity switches.
- Supports MCS 0–7 coding rates.
- Support for Short Guard Interval (SGI).
- Supports USB 2.0, standard SDIO v2.0 (50 MHz, 4-bit and 1-bit) host interfaces.
- Supports the I<sup>2</sup>S audio interface.
- Greenfield, mixed mode, and legacy mode support.
- 802.11n MPDU/MSDU aggregation support for high throughput.

- Full IEEE 802.11b/g legacy compatibility with enhanced performance.
- Supports Cypress OneDriver<sup>™</sup> software.
- Supports drivers for Windows<sup>®</sup>, Linux<sup>®</sup>, and Android<sup>™</sup> operating systems.
- Comprehensive wireless network security support that includes WPA, WPA2, and AES encryption/decryption, coupled with TKIP, IEEE 802.1X support, and a WAPI encryption/ decryption engine.
- Single stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n RX space-time block coding (STBC) and low-density parity check (LDPC) options for improved range and power efficiency.
- Supports an IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other colocated wireless technologies such as GPS, WiMAX, LTE, Bluetooth, and UWB.
- Integrated ARM Cortex-M3 processor and on-chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption while maintaining the ability to field upgrade with future features. On-chip memory includes 448 KB SRAM and 256 KB ROM.

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised September 30, 2016



- USB 2.0 with Link Power Management (LPM) for low power standby application.
- SDIO out of band low power application.
- Integrated One Time Programmable (OTP) memory to save configuration settings.
- Single stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n RX space-time block coding (STBC) and low-density parity check (LDPC) options for improved range and power efficiency.

#### Package options:

■ 7 mm × 7 mm, 56-pin QFN package.





## IoT Resources

Cypress provides a wealth of data at http://www.cypress.com/internet-things-iot to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website

(http://community.cypress.com/).





## Contents

-
6
6
6
6
7
7
7
7
7
8
8
9
0
1
1
2
3
4
4
8
8
0
2
2

9.2 Recommended Operating Conditions and	
DC Characteristics 2	22
9.3 WLAN Current Consumption 2	23
10. Regulator Electrical Specifications2	25
10.1 Core Buck Switching Regulator 2	25
10.2 CLDO 2	25
10.3 LNLDO 2	26
11. WLAN Specifications2	28
11.1 2.4 GHz Band General RF Specifications 2	28
11.2 2.4 GHz Band Receiver RF Specifications 2	28
11.3 2.4 GHz Band Transmitter RF Specifications 2	29
11.4 2.4 GHz Band Local Oscillator Specifications 3	30
12. Antenna Specifications	31
12.1 Voltage Standing Wave Ratio	31
13. Timing Characteristics	32
13.1 Power Sequence Timing 3	32
13.2 Serial Flash Timing 3	33
13.3 I <sup>2</sup> S Slave Mode Tx Timing 3	34
13.4 SDIO Default Mode Timing 3	35
13.5 SDIO High Speed Mode Timing	36
13.6 USB Parameters 3	37
14. Thermal Information	39
14.1 Junction Temperature Estimation and	
PSI <sub>JT</sub> Versus Theta <sub>JC</sub> 3	39
15. Package Information4	10
16. Ordering Information4	11
Document History4	12





## 1. Introduction

The Cypress CYW43143 single-chip device provides the highest level of integration for wireless systems with integrated IEEE 802.11b/g/n (MAC/PHY/radio). It provides a small form-factor solution with minimal external components to drive down the cost for mass volumes and allows for wireless media client flexibility in size, form, and function.



#### Figure 1. CYW43143 System Diagram Showing Two Antennas and a Single Stream

Employing a native 32-bit bus with a Direct Memory Access (DMA) architecture, the CYW43143 offers significant performance improvements in both transfer rates and CPU utilization. Flexible support for a variety of system bus interfaces is provided, including USB and SDIO devices.



Figure 2 shows a block diagram of the device.



#### Figure 2. CYW43143 Functional Block Diagram



## 2. Power Management and Resets

#### 2.1 Power Management

The CYW43143 includes an internal Power Management Unit (PMU). The PMU takes care of powering up the chip, and also enables and disables clocks based on clock requests sent from CYW43143 internal blocks.

#### 2.2 Power Topology

The CYW43143 contains a high-efficiency power topology to convert input supply voltages to the supply voltages required by the device's internal blocks. A CBUCK switching regulator is used to convert the input supply to 1.35V. Internal LDOs perform a low-noise conversion from 1.35V to 1.2V. As shown in Figure 3 on page 6, the CYW43143 supports two power supply configurations:

- A 3.3V power supply, connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3.
- A 5V power supply connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3 connected to 3.3V. The latter can be obtained through a DC-DC conversion as shown in Figure 3 on page 6.

The default VDDIO supply of the BCM43143 is 3.3V. In SDIO mode, the BCM43143 supports an SDIO interface specific voltage range of 1.8V to 3.3V. Refer to pin 46 description in Table 4 on page 18. All VDDIO pins other than pin 46 remain at 3.3V as described in Table 4 on page 18.



#### Figure 3. Power Topology with the VDD33 (3.3V) Main Supply

#### 2.3 Reset and Low-Power Off Mode

Full-chip reset is achieved by switching off the 3.3V VDDIO voltage to pins 1, 25, 37, and 53. This puts the chip in reset and low-power off mode; in this mode the internal CBUCK switcher is shut down, bringing the total typical current consumption down to less than 100  $\mu$ A. The device must be kept in reset/low-power off mode for at least 25 ms.



## 3. WLAN Global Functions

#### 3.1 GPIO Interface

There are 19 General-Purpose I/O (GPIO) pins provided on the CYW43143. GPIOs 0–18 are multiplexed with the JTAG, SDIO, I<sup>2</sup>S, SFlash, and Serial Enhanced Coexistence Interface (SECI) functions. These pins can be used to interface to various external devices. Upon power-up and reset, these pins become tristated. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. A programmable internal pull-up/pull-down resistor is included on each GPIO. If a GPIO output enable is not asserted, and the corresponding GPIO signal is not being driven externally, the GPIO state is determined by its programmable resistor.

#### 3.2 OTP

The CYW43143 has 2 Kbits of on-chip One-Time Programmable (OTP) memory that can be used for non-volatile storage of WLAN information such as a MAC address and other hardware-specific board and interface configuration parameters.

#### 3.3 JTAG Interface

The CYW43143 supports the IEEE 1149.1 JTAG boundary-scan standard for testing a packaged device on a manufactured board. The JTAG interface is enabled by driving the JTAG\_SEL pin high.

#### 3.4 Crystal Oscillator

Table 1 lists the requirements for the crystal oscillator.

#### Table 2. Crystal Oscillator Requirements

Parameter	Value
Frequency	20 MHz
Mode	AT cut, fundamental
Load capacitance	16 pF
ESR	50Ω maximum
Frequency stability	±10 ppm at 25°C
	±10 ppm at 0°C to +85°C
Aging	±3 ppm/year maximum the first year, ±1 ppm thereafter
Drive level	300 μW maximum
Q-factor	40,000 minimum
Shunt capacitance	< 5 pF

Figure 4 shows the recommended oscillator configuration.





**Note:** The component values referenced in Figure 4 are only recommended values and the correct values will have to be characterized on a per board basis. Please see the reference board schematic for the correct characterized values.





## 4. WLAN USB 2.0 Host Interface

The CYW43143 USB interface can be set to operate as a USB 2.0 port. Features include the following:

- A USB 2.0 protocol engine that supports the following:
- A Parallel Interface Engine (PIE) between packet buffers and USB transceiver
   Up to nine endpoints, including Configurable Control Endpoint 0
- Separate endpoint packet buffers with a 512-byte FIFO buffer each
- Host-to-device communication for bulk, control, and interrupt transfers
- Configuration and status registers

Figure 5 shows the blocks in the device core.

#### Figure 5. WLAN USB 2.0 Host Interface Block Diagram



The USB 2.0 PHY handles the USB protocol and the serial signaling interface between the host and device. It is primarily responsible for data transmission and recovery. On the transmit side, data is encoded, along with a clock, using the NRZI scheme with bit stuffing to ensure that the receiver detects a transition in the data stream. A SYNC field that precedes each packet enables the receiver to synchronize the data and clock recovery circuits. On the receive side, the serial data is deserialized, unstuffed, and checked for errors. The recovered data and clock are then shifted to the clock domain that is compatible with the internal bus logic.

The endpoint management unit contains the PIE control logic and the endpoint logic. The PIE interfaces between the packet buffers and the USB transceiver. It handles packet identification (PID), USB packets, and transactions.

The endpoint logic contains nine uniquely addressable endpoints. These endpoints are the source or sink of communication flow between the host and the device. Endpoint zero is used as a default control port for both the input and output directions. The USB system software uses this default control method to initialize and configure the device information and allows USB status and control access. Endpoint zero is always accessible after a device is attached, powered, and reset.

Endpoints are supported by 512-byte FIFO buffers, one for each IN endpoint and one shared by all OUT endpoints. Both TX and RX data transfers support a DMA burst of 4, which guarantees low latency and maximum throughput performance. The RX FIFO can never overflow by design. The maximum USB packet size cannot be more than 512 bytes.

#### 4.1 Link Power Management (LPM) Support

The USB 2.0 host interface supports a power management feature called Link Power Management (LPM) which is similar to the existing suspend/resume, but has transitional latencies of tens of microseconds between power states (instead of three to greater





than 20 millisecond latencies of the USB 2.0 suspend/resume). LPM simply adds a new feature and bus state that co-exists with the USB 2.0 defined suspend/resume.

## 4.2 I<sup>2</sup>S Interface

The I<sup>2</sup>S interface for audio supports slave mode transmit 2.1 or 5.1 channel operation. The I<sup>2</sup>S signals are:

- I<sup>2</sup>S bit clock: I2S\_BITCLK
- I<sup>2</sup>S Word Select: I2S\_WS
- I<sup>2</sup>S Data Out: I2S\_SDOUT

I2S\_BITCLK and I2S\_WS are inputs, while I2S\_SDOUT is an output. Channel word lengths of 16 bits, 20 bits, 24 bits, and 32 bits are supported, and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I<sup>2</sup>S bus, per the I<sup>2</sup>S specification. The MSB of each data word is transmitted one bit clock cycle after the I2S\_WS transition, synchronous with the falling edge of bit clock. Left-channel data is transmitted when I2S\_WS is low, and right-channel data is transmitted when I2S\_WS is high. An embedded 128 x 32 bits single port SRAM for data processing enhances the performance of the interface.

The bit depth of  $I^2S$  is 16, 20, 24, and 32.

Variable sampling rates are also supported:

- 8k, 12k, 16k, 24k, 32k, 48k, 96k with a 12.288 MHz master clock used by the external master receiver and/or controller
- 22.05k, 44.1k, 88.2k with a 11.2896 MHz master clock used by the external master receiver and/or controller
- 96k with a 24.567 MHz master clock used by the external master receiver and/or controller

The BCM43143 needs an external clock source input on the slave clock pin for the I<sup>2</sup>S interface. The slave clock frequency is dependent upon the audio sample rate and the external I<sup>2</sup>S codec.



## 5. SDIO Interface

The SDIO interface is enabled by a strapping option (see Table 5 on page 21 for details). The CYW43143 supports all of the SDIO version 2.0 modes:

- 1-bit SDIO-SPI mode (25 Mbps)
- 1-bit SDIO-SD mode (25 Mbps)
- 4-bit SDIO-SD default speed mode (100 Mbps)
- 4-bit SDIO-SD high speed mode (200 Mbps).

The SDIO interface supports the full clock range from 0 to 50 MHz. The chip has the ability to stop the SDIO clock between transactions to reduce power consumption. As an option, the GPIO\_4 or the GPIO\_16 pin can be mapped to provide an SDIO Interrupt signal. This out-of-band interrupt is hardware generated and is always valid (unlike the SDIO in-band interrupt, which is signalled only when data is not driven on SDIO lines). The ability to force control of the gated clocks from within the WLAN chip is also provided. Three functions are supported:

- Function 0 standard SDIO function. Maximum BlockSize/ByteCount = 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. Maximum BlockSize/ ByteCount = 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. Maximum BlockSize/ByteCount = 512 bytes.



## 6. Wireless LAN MAC and PHY

#### 6.1 IEEE 802.11n MAC Description

The IEEE 802.11n MAC features include:

- Enhanced MAC for supporting 802.11n features
- Programmable Access Point (AP) or Station (STA) functionality
- Programmable mode selection as Independent Basic Service Set (IBSS) or infrastructure
- Aggregated MAC Protocol Data Unit (MPDU) support for High Throughput (HT)
- Passive scanning
- Network Allocation Vector (NAV), Interframe Space (IFS), and Timing Synchronization Function (TSF) functionality
- RTS/CTS procedure support
- Transmission of response frames (ACK/CTS)
- Address filtering of receive frames as specified by IBSS rules
- Multirate support
- Programmable Target Beacon Transmission Time (TBTT), beacon transmission/cancellation, and Announcement Traffic Indication Message (ATIM) window
- Coordination Function (CF) conformance: Setting a NAV for neighborhood Point Coordination Function (PCF) operation
- Security through a variety of encryption schemes including WEP, TKIP, AES, WPA, WAP2, and IEEE 802.1X
- Power management
- Statistics counters for MIB support

The MAC core supports the transmission and reception of packet sequences, together with related timing, without any packet-bypacket driver interaction. Time-critical tasks requiring response times of only a few milliseconds are handled in the MAC core. This achieves the required medium timing while minimizing driver complexity. Also, the MAC driver processes incoming packets that have been buffered in the MAC core in bursts, enabling high bandwidth performance.

The MAC driver interacts with the MAC core to prepare transmit packet queues and to analyze and forward received packets to upper software layers. The internal blocks of the MAC core are connected to a Programmable State Machine (PSM) through the host interface that connects to the internal bus (see Figure 6 on page 11).



Figure 6. Enhanced MAC Block Diagram

The host interface consists of registers for controlling and monitoring the status of the MAC core and interfacing with the TX/RX FIFOs. For transmission, 32 KB of FIFO buffering is available that can be dynamically allocated to six transmit queues plus template space for beacons, ACKs, and probe responses. Whenever the host has a frame to transmit, the host queues the frame into one of the transmit FIFOs with a TX descriptor containing TX control information. The PSM schedules the transmission on the medium depending





on the frame type, transmission rules in the IEEE 802.11<sup>™</sup> protocol, and the current medium occupancy scenario. After the transmission completes, a TX status is returned to the host, informing the host of the transmission.

The MAC contains a 10 KB RX FIFO. Received frames are sent to the host along with RX descriptors that contain additional frame reception information.

The power management block maintains power management state information of the core (and of the associated STAs in the case of an AP) to help with dynamic frame transmission decisions by the core.

The wireless security engine performs the required encryption/decryption on the TX/RX frames. This block supports separate transmit and receive keys with four shared keys and 50 link-specific keys. The link-specific keys are used to establish a secure link between any two network nodes. The wireless security engine supports the following encryption schemes that can be selected on a perdestination basis:

- None: The wireless security engine acts as a pass-through
- WEP: 40-bit secure key and 24-bit IV as defined in IEEE Std. 802.11-2007
- WEP128: 104-bit secure key and 24-bit IV
- TKIP: IEEE Std. 802.11-2007
- AES: IEEE Std. 802.11-2007

The transmit engine is responsible for the byte flow from the TX FIFO to the PHY interface through the encryption engine and the addition of a CRC-32 Frame Check Sequence (FCS) as required by IEEE 802.11-2007. Similarly, the receive engine is responsible for byte flow from the PHY interface to the RX FIFO through the decryption engine and for detection of errors in the RX frame.

The timing block performs the TSF, NAV, and IFS functionality as described in IEEE Std. 802.11-2007.

The Programmable State Machine (PSM) coordinates the operation of different hardware blocks required for both transmission and reception. The PSM also maintains the statistics counters required for MIB support.

#### 6.2 IEEE 802.11n PHY Description

The PHY supports:

- Programmable data rates from MCS 0–7 in 20 MHz and 40 MHz channels, as specified in 802.11n.
- Short Guard Interval (SGI) and optional reception of two space-time block encoded streams.
- All scrambling, encoding, forward error correction, and modulation in the transmit direction, and inverse operations in the receive direction.
- Advanced digital signal processing technology for best-in-class receive sensitivity.
- Both mixed-mode and optional greenfield preamble of 802.11n.
- Both long and optional short IEEE 802.11b preambles.
- Closed-Loop transmit power control.
- Per-packet receive antenna diversity.
- Automatic Gain Control (AGC).
- Available per-packet channel quality and signal strength measurements.

The CYW43143 PHY provides baseband processing at all mandatory 802.11n data rates up to 150 Mbps, and the legacy rates specified in IEEE 802.11b/g, including 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36, 48, and 54 Mbps. This core acts as an intermediary between the MAC and the 2.4 GHz radio, converting back and forth between packets and baseband waveforms.





#### Figure 7. PHY Block Diagram

#### 6.3 Single-Band Radio Transceiver

The CYW43143 has a 2.4 GHz radio transceiver that ensures low power consumption and robust communication in 20 MHz and 40 MHz channel bandwidths as specified in IEEE 802.11n.

#### 6.3.1 Receiver Path

The CYW43143 has a wide dynamic range, direct conversion receiver. It employs high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The excellent noise figure of the receiver makes an external LNA unnecessary.

#### 6.3.2 Transmitter Path

Baseband data is modulated and upconverted to the 2.4 GHz ISM band. Linear on-chip power amplifiers are included, which are capable of delivering a nominal output power exceeding +15 dBm while meeting the IEEE 802.11n specification. The TX gain has 128 steps of 0.25 dB per step.

#### 6.3.3 Calibration

The CYW43143 features dynamic on-chip calibration, eliminating process variation across components. This enables the device to be used in high-volume applications because calibration routines are not required during manufacturing. These calibration routines are performed periodically in the course of normal radio operation.



## 7. Pin Assignments

#### 7.1 56-Pin QFN Assignments

The 56-pin QFN package pin assignments are shown in Figure 8.



Figure 8. CYW43143 56-Pin QFN Package

7.1.1 56-Pin QFN Signals

## Pin Assignments by Pin Number

Table 3. Pin Assignments by Pin Number

Pin	Signal Name
1	VDDIO
2	UART_RX
3	UART_TX
4	WRF_PAD_VDD3P3
5	GND
6	WRF_PA_VDD3P3



Pin	Signal Name		
7	WRF_OUT_IN1		
8	GND		
9	WRF_RFIN2		
10	WRF_GPIOOUT		
11	LNLDO_VDD1P5		
12	LNLDO_VDD1P5		
13	LNLDO_VDD1P5		
14	LNLDO_VDD1P5		
15	LNLDO_VOUT1P2		
16	WRF_SYN_VDD1P2		
17	XTAL_VDD1P2		
18	XTAL_OP_IN		
19	XTAL_ON_OUT		
20	JTAG_SEL		
21	VDDC		
22	GPIO0		
23	GPI01		
24	GPIO2		
25	VDDIO		
26	GPIO3		
27	GPIO4		
28	GPIO5		
29	SR_VLX		
30	SR_VDDBAT5V		
31	VOUT_CLDO		
32	LDO_VDD1P5		
33	VDDC		
34	SFLASH_SI GSIO_SDI		
35	SFLASH_CLK GSIO_SCLK		
36	SFLASH_SO GSIO_SDO		
37	VDDIO		
38	USB_DP		
39	USB_DM		
40	USB_AVDD3P3		
41	USB_MONPLL		
42	USB_RREF		
43	VDDC		
44	SDIO_DATA3		
45	SDIO_DATA2		
46	VDDIO		
47	SDIO_CMD		



Pin	Signal Name
48	SDIO_CLK
49	SDIO_DATA1
50	SDIO_DATA0
51	SFLASH_CSN
52	GSIO_CSN
53	VDDIO
54	GPIO17
55	GPIO18
56	VDDC



## Pin Assignments by Pin Name

## Table 4. Pin Assignments by Signal Name

Signal Name	Pin
GPIO0	22
GPIO1	23
GPIO2	24
GPIO3	26
GPIO4	27
GPIO5	28
GPIO17	54
GPIO18	55
GSIO_CSN	52
JTAG_SEL	20
LDO_VDD1P5	32
LNLDO_VDD1P5	11
LNLDO_VDD1P5	12
LNLDO_VDD1P5	13
LNLDO_VDD1P5	14
LNLDO_VOUT1P2	15
GND	5
GND	8
SDIO_CLK	48
SDIO_CMD	47
SDIO_DATA0	50
SDIO_DATA1	49
SDIO_DATA2	45
SDIO_DATA3	44
SFLASH_CLK GSIO_SCLK	35
SFLASH_CSN	51
SFLASH_SI GSIO_SDI	34
SFLASH_SO GSIO_SDO	36
SR_VDDBAT5V	30
SR_VLX	29
UART_RX	2
UART_TX	3
USB_AVDD3P3	40
USB_DM	39
USB_DP	38
USB_MONPLL	41
USB_RREF	42
VDDC	21
VDDC	33

Signal Name	Pin
VDDC	43
VDDC	56
VDDIO	1
VDDIO	25
VDDIO	37
VDDIO	46
VDDIO	53
VOUT_CLDO	31
WRF_GPIOOUT	10
WRF_OUT_IN1	7
WRF_PA_VDD3P3	6
WRF_PAD_VDD3P3	4
WRF_RFIN2	9
WRF_SYN_VDD1P2	16
XTAL_ON_OUT	19
XTAL_OP_IN	18
XTAL_VDD1P2	17



## 8. Signal and Pin Descriptions

#### 8.1 Package Signal Descriptions

The signal name, type, and description of each pin in the CYW43143 56-pin QFN package is listed in Table 4. The symbols shown in the Type column indicate pin directions (I/O = bidirectional, I = input, O = output, and OD = open drain output) and the internal pull-up/pull-down characteristics (PU = weak internal pull-up resistor and PD = weak internal pull-down resistor), if any. Resistor strapping options are defined in Table 5 on page 21.

#### Table 4. CYW43143 Signal Descriptions

Pin	Signal	Туре	Description
			SDIO Bus Interface
48	SDIO_CLK	I/O	SDIO clock When not used as SDIO this is a general purpose GPIO pin (GPIO12) or an $\rm I^2S$ Audio Interface signal (I2S_WS)
47	SDIO_CMD	I/O	SDIO bus command line When not used as SDIO this is a general purpose GPIO pin (GPIO11) or an $\rm I^2S$ Audio Interface signal (I2S_BITCLK)
50	SDIO_DATA0	I/O	SDIO data line 0 When not used as SDIO this is a general purpose GPIO pin (GPIO14)
49	SDIO_DATA1	I/O	SDIO data line 1 When not used as SDIO this is a general purpose GPIO pin (GPIO13) or an $I^2S$ Audio Interface signal (I2S_SDOUT)
45	SDIO_DATA2	I/O	SDIO data line 2 When not used as SDIO this is a general purpose GPIO pin (GPIO10)
44	SDIO_DATA3	I/O	SDIO data line 3 When not used as SDIO this is a general purpose GPIO pin (GPIO9)
		•	USB Interface
39	USB_DM	I/O	USB data negative
38	USB_DP	I/O	USB data positive
41	USB_MONPLL	-	USB reserved pin for Diagnostic purposes only
42	USB_RREF	-	USB bandgap reference resistor/capacitor, tie this pin in parallel through a 100 pF capacitor and a 4 $k\Omega$ resistor to ground
		W	/LAN RF Signal Interface
7	WRF_OUT_IN1	I/O	2.4 GHz RF output, 2.4 GHz RF input 1
9	WRF_RFIN2	I	2.4 GHz RF input 2
10	WRF_GPIOOUT	0	WLAN reference output. Connect to ground through a 15 k $\Omega$ , 1% resistor.
			I <sup>2</sup> S Audio Interface
47	I2S_BITCLK	I/O	I <sup>2</sup> S serial bit clock, only available when no SDIO I/F
48	I2S_WS	I/O	I <sup>2</sup> S word select, only available when no SDIO I/F
49	I2S_SDOUT	I/O	I <sup>2</sup> S serial data out, only available when no SDIO I/F
Serial Flash Interface and SPI/BSC Interface			
51	SFLASH_CSN	I/O	Serial flash chip select. When not used as SFLASH, this is a general purpose GPIO pin (GPIO15)
34	SFLASH_SI GSIO_SDI	I/O	This pin is muxed with:
			Serial flash data in
			<ul> <li>SPI/BSC data in When not used as SFLASH or GSIO this is a general purpose GPIO pin (GPIO6)</li> </ul>



## Table 4. CYW43143 Signal Descriptions (Cont.)

Pin	Signal	Туре	Description
36	SFLASH_SO GSIO_SDO	I/O	This pin is muxed with:
			Serial flash data out
			• SPI/BSC data out When not used as SFLASH or GSIO this is a general purpose GPIO pin (GPIO8)
35	SFLASH_CLK GSIO_SCLK	I/O	This pin is muxed with:
			Serial flash clock
			• SPI/BSC clock When not used as SFLASH or GSIO this is a general purpose GPIO pin (GPIO7)
52	GSIO_CSN	I/O	SPI/BSC chip select. When not used as GSIO this is a general purpose GPIO pin (GPIO16).
			GPIO Pins
22	GPIO0	I/O	This pin is muxed with:
			GPIO0, a general purpose I/O pin
	SECI INO		JTAG test data in
	_		Legacy BT coexistence RF Active
			SECI in0
23	GPIO1	I/O	This pin is muxed with:
	TDO		GPIO1, a general purpose I/O pin
	SECI OUT		JTAG test data out
	_		Legacy BT coexistence TX Conf
			SECI out
24	GPIO2	I/O	This pin is muxed with:
	TCK		GPIO2, a general purpose I/O pin
	SECI AUX0		JTAG test clock
	_		Legacy BT coexistence Status
			SECI aux0
26	GPIO3	I/O	This pin is muxed with:
	TRST-L		GPIO3, a general purpose I/O pin
	SECI IN1		JTAG test reset low
	_		Legacy BT coexistence Priority Select
			SECI in1
27	GPIO4	I/O	This pin is muxed with:
	TMS		GPIO4, a general purpose I/O pin
	BICA_FREQ		JTAG test mode select
			Legacy BT coexistence FREQ
28	GPIO5	I/O (PU)	This pin is muxed with:
	EXTPOR_L		GPIO5, a general purpose I/O pin
			<ul> <li>External power-on reset low, when JTAG_SEL high</li> </ul>
54	GPIO17	I/O (PD)	General purpose I/O pin
55	GPIO18	I/O (PD)	General purpose I/O pin



#### Table 4. CYW43143 Signal Descriptions (Cont.)

Pin	Signal	Туре	Description
			UART Interface
2	UART_RX	I/O (PD)	UART receive data (SW debug)
3	UART_TX	I/O (PU)	UART transmit data (SW debug)
			Crystal Oscillator
19	XTAL_ON_OUT	0	XTAL oscillator output. Connect a 20 MHz, 10 ppm crystal between the XTAL_ON_OUT and XTAL_OP_IN pins
18	XTAL_OP_IN	I	XTAL oscillator input
			Test Pins
20	JTAG_SEL	l (PD)	JTAG select
			Strap Pins
2	UART_RX	I/O (PD)	Strap RemapToROM[1]
3	UART_TX	I/O (PU)	Strap RemapToROM[0]
34	SFLASH_SI	I/O (PD)	Strap SDIOHighDrive
54	GPIO17	I/O (PD)	Strap SDIOEnabled
55	GPIO18	I/O (PD)	Strap SDIOIso
		Inte	grated Voltage Regulators
11, 12, 13, 14	LNLDO_VDD1P5	PWR	LNLDO 1.5V input
15	LNLDO_VOUT1P2	PWR	LNLDO 1.2V output
30	SR_VDDBAT5V	PWR	VBAT power input
29	SR_VLX	PWR	CBUCK switching regulator output
31	VOUT_CLDO	PWR	Output of core LDO
32	LDO_VDD1P5	PWR	Input of core LDO
			WLAN Power Supplies
40	USB_AVDD3P3	PWR	USB 3.3V input
16	WRF_SYN_VDD1P2	PWR	RF synthesizer VDD 1.2V input
6	WRF_PA_VDD3P3	PWR	WLAN PA 3.3V supply
4	WRF_PAD_VDD3P3	PWR	WLAN PA driver 3.3V supply
17	XTAL_VDD1P2	PWR	XTAL oscillator 1.2V supply
	Miscellaneous Power Supplies and Ground		
21, 33, 43, 56	VDDC	PWR	Core supply for WLAN
1, 25, 37, 53	VDDIO	PWR	I/O supply for pads (3.3V)
46	VDDIO	PWR	I/O supply for SDIO pads (1.8V to 3.3V). Can only be 3.3V when USB is used.
Н	GND_SLUG	GND	Ground
5, 8	GND	GND	Ground

#### 8.2 Strapping Options

The pins listed in Table 5 are sampled at Power-On Reset (POR) to determine the various operating modes. Sampling occurs within a few milliseconds following internal POR or deassertion of external POR. After POR, each pin assumes the function specified in the signal descriptions table. Each pin has an internal pull-up (PU) or pull-down (PD) resistor that determines the default mode. To change the mode, connect an external PU resistor to VDDIO or a PD resistor to GND (use 10 k $\Omega$  or less)<sup>1</sup>.

1. CYW43143 reference board schematics can be obtained through your CypressCypress representative.



## Table 5. Strapping Options

Signal Name	Mode	Default	Description
[UART_RX, UART_TX]	RemapToROM[1:0]	[PD,PU]	00 = Boot from SRAM, ARMCM3 in reset, no SFLASH connected 01 = Boot from ROM, no SFLASH connected (default) 10 = Boot from SFLASH 11 = Invalid
GPIO17	SDIOEnabled	PD	0 = USB Enabled, SDIO pins can be GPIO or I <sup>2</sup> S (default) 1 = SDIO Enabled
GPIO18	SDIOIso	PD	0 = SDIO pads are not in Isolation mode (default) 1 = Keep SDIO pads in Isolation mode
SFLASH_SI	SDIOHighDrive	PD	0 = SDIO pins drive strength set by SDIOd core or PMU Chip Control (= default) 1 = SDIO pins drive strength set by SDIOd core to either 12 mA or 16 mA



## 9. Electrical Characteristics

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

#### 9.1 Absolute Maximum Ratings

**Caution!** These specifications indicate levels where permanent damage to the device can occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect the long-term reliability of the device.

#### Table 6. Absolute Maximum Ratings

Rating	Symbol	Minimum	Maximum	Unit
DC supply for CBUCK switching regulator	SR_VDDBAT5V	-0.5	5.5	V
DC supply voltage for the WL PA/PA driver	WRF_PA_VDD3P3, WRF_PAD_VDD3P3	-0.5	3.8	V
DC supply voltage for I/O	VDDIO	-0.5	3.8	V
DC supply voltage for the CYW43143 core	VDDC	-0.5	1.32	V
DC supply voltage for CYW43143 RF blocks	WRF_SYN_VDD1P2, XTAL_VDD1P2	-0.5	1.32	V
DC input supply voltage for CLDO and LNLDO	LDO_VDD1P5, LNLDO VDD1P5	-0.5	2.1	V
Maximum junction temperature	T <sub>J_MAX</sub>	-	125	°C
Operating humidity	-	-	85	%
Ambient operating temperature	-	-	65 <sup>a</sup>	°C
Storage temperature	T <sub>STG</sub>	-40	125	°C
Storage humidity	-	-	60	%
ESD protection (HBM)	V <sub>ESD</sub>	-	2000	V

a. On a 1s1P JEDEC board, not exceeding  $T_{J\_MAX}$ , see Section 14.: "Thermal Information," on page 39.

#### 9.2 Recommended Operating Conditions and DC Characteristics

#### Table 7. Guaranteed Operating Conditions and DC Characteristics

Flement	Parameter	Value						
		Minimum	Typical	Maximum				
DC supply for CBUCK switching regulator	SR_VDDBAT5V	2.3	3.6	5.25	V			
DC supply voltage for WL PA/PA driver	WRF_PA_VDD3P3, WRF_PAD_VDD3P3	2.97	3.3	3.63	V			
DC supply voltage for core	VDDC	1.14	1.2	1.26	V			
DC supply voltage for RF blocks in chip	VDDRF	1.14	1.2	1.26	V			
	SDIO Interface I/O P	ins <sup>a</sup>						
Input high voltage	VIH	0.625 × VDDIO	-	_	V			
Input low voltage	VIL	-	-	0.25 × VDDIO	V			
Output high voltage @ 2 mA	VOH	0.75 × VDDIO	-	-	V			
Output low voltage @ 2 mA	VOL	-	-	0.125 × VDDIO	V			
Other Digital I/O Pins								
Input low voltage	VIL	-	-	0.8	V			



#### Table 7. Guaranteed Operating Conditions and DC Characteristics (Cont.)

Flement	Parameter	Value							
	i ulullotoi	Minimum	Typical	Maximum					
Input high voltage	VIH	2.0	-	-	V				
Output low voltage @ 2 mA	VOL	-	-	0.4	V				
Output high voltage @ 2 mA	VOH	VDDIO – 0.4V	-	-	V				
RF Switch Control I/O Pins									
Input low voltage	VIL	-	-	0.8	V				
Input high voltage	VIH	2.0	-	-	V				
Output low voltage @ 2 mA	VOL	-	-	0.4	V				
Output high voltage @ 2 mA	VOH	VDDIO – 0.4V	-	-	V				
Input capacitance	Cin	-	-	5	pf				

a. VDDIO voltage tolerance is ±10%; for SDIO 1.8V levels (VDDIO at pin 46 = 1.8V ±10%), the maximum SDIO clock frequency should be limited to 25 MHz in high-speed mode only.

#### 9.3 WLAN Current Consumption

The WLAN current consumption measurements are shown in Table 8 through Table 9 on page 24.

#### Table 8. WLAN Current Consumption in SDIO Mode using SR\_VDDBAT5V<sup>a</sup>

	VDDIO	SR_VDDBAT5V	WRF_PA_VDD3P3	WRF_PAD_VDD3P3	USB_AVDD3P3	I_Total	P_Total
Host Interface SDIO	mA r						
OFF (Low power off mode: VDDIO switched off)	0	0.07	0	0	0	0.07	0.2
Sleep <sup>b</sup>	1	2	0	1	1	< 5	< 17
Power save <sup>c</sup>	1	3	0	1	1	< 6	< 20
RX (Listen), 2.4 GHz HT 20 <sup>d</sup>	1	40	0	1	0	42	139
RX (Active), 2.4 GHz HT 20 <sup>e,f</sup>	2	65	0	1	0	68	224
TX CCK (20 dBm @ Chip port, 2.4 GHz HT 20) <sup>g</sup>	1	56	329	30	0	416	1373
TX OFDM, 54 Mbps (–20 dBm @ Chip port, 2.4 GHz HT 20) <sup>g</sup>	2	58	295	30	0	385	1265
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT20) <sup>g</sup>	2	72	249	24	0	347	1145
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT40) <sup>g</sup>	2	78	272	25	0	377	1244

a. Typical numbers, measured at 3.3V, 25°C.

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms @ 1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals.

d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX.

f. Applicable to all supported rates.

g. Duty cycle is 100%.





#### Table 9. WLAN Current Consumption in USB mode using VDD33<sup>a</sup>

	VDDIO	SR_VDDBAT5V	WRF_PA_VDD3P3	WRF_PAD_VDD3P3	USB_AVDD3P3	I_Total	P_Total
Host Interface USB	mA						mW
OFF (Low power off mode: VDDIO switched off)	0	0.07	0	0	0	0.07	0.2
Sleep <sup>b</sup>	0.4	2	0	1	5.6	< 9	< 30
Power save <sup>c</sup>	0.4	3	0	1	5.6	< 10	< 33
RX (Listen), 2.4 GHz HT 20 <sup>d</sup>	0.4	45	0	1	22	68	226
RX (Active), 2.4 GHz HT 20 <sup>e,f</sup>	0.4	70	0	1	23	94	312
TX CCK (20 dBm @ Chip port, 2.4 GHz HT 20) <sup>g</sup>	0.5	55	320	30	21	427	1407
TX OFDM, 54 Mbps (–20 dBm @ Chip port, 2.4 GHz HT 20) <sup>9</sup>	0.4	59	265	30	21	376	1239
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT20) <sup>g</sup>	0.6	74	248	24	21	368	1213
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT40) <sup>g</sup>	1.6	80	272	25	21	400	1319

a. Typical numbers, measured at 3.3V, 25°C.

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms @ 1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals. d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX.f. Applicable to all supported rates.

g. Duty cycle is 100%.



## **10. Regulator Electrical Specifications**

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

Functional operation is not guaranteed outside of the specification limits provided in this section.

#### **10.1 Core Buck Switching Regulator**

#### Table 10. Core Buck Switching Regulator (CBUCK) Specifications

Specification	Notes	Min	Тур	Max	Units
Input supply voltage (DC)	DC voltage range inclusive of disturbances.	2.3	3.6	5.25	V
Input supply voltage (spikes)	Up to 10 seconds cumulative duration over 7 years lifetime. 10 ms maximum pulse width.	-	-	5.5	V
PWM mode switching frequency	CCM: Load > 100 mA SR_VDDBAT5V = 3.6V	2	4	6	MHz
PWM output current	-	-	-	500 <sup>a</sup>	mA
Output current limit	-	-	1390	-	mA
Output voltage range	Programmable, 30 mV steps Default = 1.35V	1.2	1.35	1.5	V
PWM output voltage DC accuracy	Includes load and line regulation. Forced PWM mode	-4	—	4	%
PWM ripple voltage, static	Measure with 20 MHz bandwidth limit.	-	7	20	mVpp
PWM mode peak efficiency	Peak Efficiency at 200 mA load	78	84	-	%
PFM mode efficiency	5 mA load current	-	65	-	%
Low Power Operating mode (LPOM) efficiency	5 mA load current	-	80	-	%
Start-up time from power down	VDDIO already ON and steady. Time from REG_ON rising edge to CLDO reaching 1.2V	-	-	850	μs
External inductor	0603 size, ±30%, 0.26 ±25% ohms	1.2	2.2	3.3	μH
External output capacitor	Ceramic, X5R, 0402, ESR <30mΩ at 4 MHz, ±20%, 6.3V	2.53 <sup>b</sup>	4.7	10	μF
External input capacitor	For SR_VDDBATP5V pin, Ceramic, X5R, 0603, ESR < 30 m $\Omega$ at 4 MHz, ± 20%, 6.3V, 4.7 $\mu$ F	0.76 <sup>b</sup>	4.7	-	μF
Operating junction temperature	-	-40	50	125	°C
Input supply voltage ramp-up time	0 to 4.3V	40	-	-	μs

a. 500 mA TT junction temp 110°C. Derate to 372 mA for T<sub>i</sub> > 125°C.

b. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.