# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## PRELIMINARY

Single-Chip, Dual-Band (2.4 GHz/5 GHz) IEEE 802.11 a/b/g/n MAC/ Baseband/Radio with Integrated Bluetooth 4.0 and FM Receiver

## **General Description**

The Cypress CYW43340 single–chip quad–radio device provides the highest level of integration for a mobile or handheld wireless system, with integrated dual band (2.4 GHz / 5 GHz) IEEE 802.11 a/b/g and single–stream IEEE 802.11n MAC/baseband/radio, Bluetooth 4.0, and FM radio receiver. The CYW43340 includes integrated power amplifiers and LNAs for the 2.4 GHz and 5 GHz WLAN bands, and an integrated 2.4 GHz T/R switch. This greatly reduces the external part count, PCB footprint, and cost of the solution.

Using advanced design techniques and process technology to reduce active and idle power, the CYW43340 is designed to address the needs of mobile devices that require minimal power consumption and compact size. It includes a power management unit which simplifies the system power topology and allows for operation directly from a mobile platform battery while maximizing battery life.

The CYW43340 implements the highly sophisticated Enhanced Collaborative Coexistence algorithms and hardware mechanisms, allowing for an extremely collaborative Bluetooth coexistence scheme along with coexistence support for external radios (such as cellular and LTE, GPS, WiMAX, and Ultra–Wideband) and a single shared 2.4 GHz antenna for Bluetooth and WLAN. As a result, enhanced overall guality for simultaneous voice, video, and data transmission on a handheld system is achieved.

For the WLAN section, two host interface options are included: an SDIO v2.0 interface (including gSPI) and a High-Speed Inter-Chip (HSIC) interface (a USB 2.0 derivative for short-distance on-board connections). An independent, high-speed UART is provided for the Bluetooth host interface.

## **Cypress Part Numbering Scheme**

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

#### Table 1. Mapping Table for Part Number between Broadcom and Cypress

Broadcom Part Number	Cypress Part Number				
BCM43340	CYW43340				
BCM43340XKUBG	CYW43340XKUBG				
BCM43340HKUBG	CYW43340HKUBG				

#### Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use.

For a comprehensive list of acronyms and other terms used in Cypress documents, go to http://www.cypress.com/glossary.

#### Feautures

#### IEEE 802.11x Key Features

- Dual–band 2.4 GHz and 5 GHz IEEE 802.11 a/b/g/n
- Single-stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n STBC (space-time block coding) RX and LDPC (low-density parity check) TX options for improved range and power efficiency.
- Supports a single 2.4 GHz antenna shared between WLAN and Bluetooth.
- Shared Bluetooth and 2.4 GHz WLAN receive signal path eliminates the need for an external power splitter while maintaining excellent sensitivity for both Bluetooth and WLAN.
- Internal fractional nPLL allows support for a wide range of reference clock frequencies

- Supports IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other co–located wireless technologies such as GPS, WiMAX, or UWB
- Supports standard SDIO v2.0 and gSPI (48 MHz) host interfaces.
- Alternative host interface supports HSIC v1.0 (short–distance USB device)
- Integrated ARM® Cortex–M3<sup>™</sup> processor and on–chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption, while maintaining the ability to field upgrade with future features. On–chip memory includes 512 KB SRAM and 640 KB ROM.
- OneDriver<sup>™</sup> software architecture for easy migration from existing embedded WLAN and Bluetooth devices as well as future devices.

**Cypress Semiconductor Corporation** Document Number: 002-14943 Rev. \*K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised Monday, December 19, 2016



#### Bluetooth and FM Key Features

- Complies with Bluetooth Core Specification Version 4.0 with provisions for supporting future specifications.
- Bluetooth Class 1 or Class 2 transmitter operation
- Supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference
- Interface support: Host Controller Interface (HCI) using a highspeed UART interface and PCM for audio data

#### **General Features**

- Supports battery voltage range from 2.9V to 4.8V supplies with internal switching regulator.
- Programmable dynamic power management
- 3072-bit OTP for storing board parameters
- Routable on low–cost 1x1 PCB stack–ups
- 141-ball WLBGA package(5.67 mm × 4.47 mm, 0.4 mm pitch)

- The FM receiver unit supports HCI for communication.
- Low power consumption improves battery life of handheld devices.
- FM receiver: 76 MHz to 108 MHz FM bands; supports the European Radio Data Systems (RDS) and the North American Radio Broadcast Data System (RBDS) standards
- Supports multiple simultaneous Advanced Audio Distribution Profiles (A2DP) for stereo sound.
- Automatic frequency detection for standard crystal and TCXO values
- Security:
  - □ WPA<sup>™</sup> and WPA2<sup>™</sup> (Personal) support for powerful encryption and authentication
  - AES in WLAN hardware for faster data encryption and IEEE 802.11i compatibility
  - □ Reference WLAN subsystem provides Cisco® Compatible Extensions (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX 5.0)
  - Reference WLAN subsystem provides Wi–Fi Protected Setup (WPS)
- Worldwide regulatory support: Global products supported with worldwide homologated design



#### Figure 1. Functional Block Diagram

## IoT Resources

Cypress provides a wealth of data at http://www.cypress.com/internet-things-iot to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (http://community.cypress.com/).





## Contents

1. Introduction	
1.1 Overview	4
1.2 Features	
1.3 Standards Compliance	6
1.4 Mobile Phone Usage Model	7
2. Power Supplies and Power Management	8
2.1 Power Supply Topology	8
2.2 WLAN Power Management	10
2.3 PMU Sequencing	
2.4 Power-Off Shutdown	
2.5 Power-Up/Power-Down/Reset Circuits	11
3. Frequency References	
3.1 Crystal Interface and Clock Generation	
3.2 TCXO	
3.3 Frequency Selection	
3.4 External 32.768 kHz Low-Power Oscillator	
4. Bluetooth + FM Subsystem Overview	
4.1 Features	
4.2 Bluetooth Radio	
5. Bluetooth Baseband Core	
5.1 Bluetooth 4.0 Features	
5.2 Link Control Layer	
5.3 Test Mode Support	
5.4 Bluetooth Power Management Unit	
5.5 Adaptive Frequency Hopping	23
5.6 Advanced Bluetooth/WLAN Coexistence	23
5.7 Fast Connection (Interlaced Page and	~~~
Inquiry Scans)	
6. Microprocessor and Memory Unit for Bluetooth	24
6.1 RAM, ROM, and Patch Memory	24
6.1 RAM, ROM, and Patch Memory 6.2 Reset	24 24
<ul><li>6.1 RAM, ROM, and Patch Memory</li><li>6.2 Reset</li><li>7. Bluetooth Peripheral Transport Unit</li></ul>	24 24 <b>25</b>
6.1 RAM, ROM, and Patch Memory 6.2 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface	24 24 <b>25</b> 25
6.1 RAM, ROM, and Patch Memory 6.2 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface	24 24 25 33
<ul> <li>6.1 RAM, ROM, and Patch Memory</li> <li>6.2 Reset</li> <li>7. Bluetooth Peripheral Transport Unit</li> <li>7.1 PCM Interface</li></ul>	24 24 25 33 34
<ul> <li>6.1 RAM, ROM, and Patch Memory</li> <li>6.2 Reset</li></ul>	24 25 25 33 34 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li> <li>6.2 Reset</li> <li>7. Bluetooth Peripheral Transport Unit</li> <li>7.1 PCM Interface</li> <li>7.2 UART Interface</li></ul>	24 25 25 33 34 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 33 34 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 33 34 37 37 37 37 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 33 34 37 37 37 37 37 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 37 37 37 37 37 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 24 25 33 34 37 37 37 37 37 37 37 37 37 37 37 37 37 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 24 25 33 34 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 24 25 33 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 24 25 33 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 25 33 34 37 
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 33 34 37 40 41 41 41 41 41 41 41 41 41 43
<ul> <li>6.1 RAM, ROM, and Patch Memory</li></ul>	24 25 33 34 37 40 41 41 41 41 41 41 41 41 41 43

11. Wireless LAN MAC and PHY	54
11.1 MAC Features	
11.2 WLAN PHY Description	
12. WLAN Radio Subsystem	
12.1 Receiver Path	
12.2 Transmit Path	
12.3 Calibration	
13. Pinout and Signal Descriptions	
13.1 Signal Assignments	
13.2 Signal Descriptions	60
13.3 I/O States	
14. DC Characteristics	
14.1 Absolute Maximum Ratings	
14.2 Environmental Ratings	
14.3 Electrostatic Discharge Specifications	72
14.4 Recommended Operating Conditions	
and DC Characteristics	
15. Bluetooth RF Specifications	
16. FM Receiver Specifications	
17. WLAN RF Specifications	87
17.1 Introduction	87
17.2 2.4 GHz Band General RF Specifications	88
17.3 WLAN 2.4 GHz Receiver Performance	
Specifications	88
17.4 WLAN 2.4 GHz Transmitter Performance	
Specifications	91
17.5 WLAN 5 GHz Receiver Performance	~~
Specifications	92
17.6 WLAN 5 GHz Transmitter Performance	~ 4
Specifications	
17.7 Caparal Spurious Emissions Spacifications	
17.7 General Spurious Emissions Specifications	95
18. Internal Regulator Electrical Specifications	95 <b> 96</b>
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator	95 <b> 96</b> 96
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator 18.2 3.3V LDO (LDO3P3)	95 <b> 96</b> 96 97
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator 18.2 3.3V LDO (LDO3P3) 18.3 2.5V LDO (LDO2P5)	95 <b> 96</b> 96 97 98
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator18.2 3.3V LDO (LDO3P3)18.3 2.5V LDO (LDO2P5)18.4 HSICDVDD LDO	95 <b> 96</b> 96 97 98 98
<ul> <li>18. Internal Regulator Electrical Specifications</li> <li>18.1 Core Buck Switching Regulator</li> <li>18.2 3.3V LDO (LDO3P3)</li> <li>18.3 2.5V LDO (LDO2P5)</li> <li>18.4 HSICDVDD LDO</li></ul>	95 96 96 97 98 98 99
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator18.2 3.3V LDO (LDO3P3)18.3 2.5V LDO (LDO2P5)18.4 HSICDVDD LDO18.5 CLDO18.6 LNLDO	95 96 96 97 98 98 99 100
<b>18. Internal Regulator Electrical Specifications</b> 18.1 Core Buck Switching Regulator18.2 3.3V LDO (LDO3P3)18.3 2.5V LDO (LDO2P5)18.4 HSICDVDD LDO18.5 CLDO18.6 LNLDO <b>19. System Power Consumption</b>	95 96 97 98 98 98 99 100 <b>101</b>
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 99 100 <b>101</b> 101
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 99 100 <b>101</b> 101 102
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 96 97 98 98 99 100 <b>101</b> 101 102 <b>103</b>
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 98 100 101 101 102 103 103
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 98 100 <b>101</b> 101 102 <b>103</b> 103 106
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 98 100 <b>101</b> 101 102 <b>103</b> 103 106 106
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 98 100 <b>101</b> 101 102 <b>103</b> 103 106 106
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 98 99 100 <b>101</b> 101 102 <b>103</b> 103 106 <b>106</b> <b>107</b>
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 101 101 102 103 106 106 107 107
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 99 100 <b>101</b> 101 102 <b>103</b> 106 <b>106</b> <b>107</b> <b>107</b> <b>110</b>
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 101 101 102 103 106 106 107 110 107 110 ersus
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 98 99 100 <b>101</b> 101 102 <b>103</b> 106 <b>107</b> <b>107</b> <b>110</b> 107 <b>110</b> 110 ersus 110
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 <b>101</b> 101 102 <b>103</b> 106 <b>107</b> <b>110</b> 107 <b>110</b> 110 110 110 110
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 <b>101</b> 101 102 <b>103</b> 106 106 <b>107</b> <b>110</b> 110 110 ersus 110 110 <b>111</b>
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 <b>101</b> 101 102 <b>103</b> 103 106 107 <b>110</b> 110 110 110 110 <b>111</b> 111
<ul> <li>18. Internal Regulator Electrical Specifications</li></ul>	95 96 97 98 99 100 <b>101</b> 101 102 <b>103</b> 106 107 <b>110</b> 110 110 110 ersus 110 111 <b>111</b> <b>113</b>



## 1. Introduction

#### 1.1 Overview

The Cypress CYW43340 single-chip device provides the highest level of integration for a mobile or handheld wireless system, with integrated IEEE 802.1 a/b/g/n MAC/baseband/radio, Bluetooth 4.0, and FM RX. It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. Comprehensive power management circuitry and software ensure the system can meet the needs of highly mobile devices that require minimal power consumption and reliable operation.

Figure 2 shows the interconnect of all the major physical blocks in the CYW43340 and their associated external interfaces, which are described in greater detail in the following sections.



Figure 2. Block Diagram





#### 1.2 Features

The CYW43340 supports the following WLAN, Bluetooth, and FM features:

- IEEE 802.11a/b/g/n dual-band radio with internal Power Amplifiers, LNAs, and T/R switches
- Bluetooth v4.0 with integrated Class 1 PA
- Concurrent Bluetooth, FM (RX) RDS/RBDS, and WLAN operation
- On-chip WLAN driver execution capable of supporting IEEE 802.11 functionality
- Single- and dual-antenna support
   Single antenna with shared LNA
   Simultaneous BT/WLAN receive with single antenna
- WLAN host interface options:
   SDIO v2.0, including default and high-speed timing.
   gSPI—up to 48 MHz clock rate
   HSIC (USB device interface for short distance on-board applications)
- BT host digital interface (can be used concurrently with above interfaces):
   UART (up to 4 Mbps)
- ECI-enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives
- I<sup>2</sup>S/PCM for FM/BT audio, HCI for FM block control
- HCI high-speed UART (H4, H5) transport support
- Wideband speech support (16 bits linear data, MSB first, left justified at 4K samples/s for transparent air coding, both through I<sup>2</sup>S and PCM interface)
- Bluetooth SmartAudio<sup>®</sup> technology improves voice and music quality to headsets
- Bluetooth low power inquiry and page scan
- Bluetooth Low Energy (BLE) support
- Bluetooth Packet Loss Concealment (PLC)
- Bluetooth Wideband Speech (WBS)
- FM advanced internal antenna support
- FM auto search/tuning functions
- FM multiple audio routing options: I<sup>2</sup>S, PCM, eSCO, A2DP
- FM mono-stereo blend and switch, and soft mute support
- FM audio pause detect support
- Audio rate-matching algorithms
- Multiple simultaneous A2DP audio stream
- FM over Bluetooth operation and on-chip stereo headset emulation



#### 1.3 Standards Compliance

The CYW43340 supports the following standards:

- Bluetooth 4.0 (including Bluetooth Low Energy)
- 76 MHz to 108 MHz FM bands (US, Europe, and Japan)
- IEEE 802.11n—Handheld Device Class (Section 11)
- IEEE 802.11a
- IEEE 802.11b
- IEEE 802.11g
- IEEE 802.11d
- IEEE 802.11h
- IEEE 802.11i

The CYW43340 will support the following future drafts/standards:

- IEEE 802.11r—Fast Roaming (between APs)
- IEEE 802.11k—Resource Management
- IEEE 802.11w—Secure Management Frames
- IEEE 802.11 Extensions:

□ IEEE 802.11e QoS Enhancements (as per the WMM® specification is already supported)

□ IEEE 802.11h 5 GHz Extensions

- IEEE 802.11i MAC Enhancements
- □ IEEE 802.11r Fast Roaming Support
- □ IEEE 802.11k Radio Resource Measurement

The CYW43340 supports the following security features and proprietary protocols:

- Security:
  WEP
  WPA™ Personal
  WPA2™ Personal
  WMM
  WMM-PS (U-APSD)
  WMM-SA
  WAPI
  AES (Hardware Accelerator)
  TKIP (host-computed)
  CKIP (SW Support)
- Proprietary Protocols:
  - □ CCXv2
  - □ CCXv3
  - □ CCXv4
  - □ CCXv5

■ IEEE 802.15.2 Coexistence Compliance—on silicon solution compliant with IEEE 3 wire requirements





#### 1.4 Mobile Phone Usage Model

The CYW43340 incorporates a number of unique features to simplify integration into mobile phone platforms. Its flexible PCM and UART interfaces enable it to transparently connect with the existing circuits. In addition, the TCXO and LPO inputs allow the use of existing handset features to further minimize the size, power, and cost of the complete system.

- The PCM interface provides multiple modes of operation to support both master and slave as well as hybrid interfacing to single or multiple external codec devices.
- The UART interface supports hardware flow control with tight integration to power control sideband signaling to support the lowest power operation.
- The TCXO interface accommodates any of the typical reference frequencies used by cell phones.
- FM digital interfaces can use either I<sup>2</sup>S, PCM, or stereo analog output (an analog FM receiver interface is available for legacy systems.)
- The highly linear design of the radio transceiver ensures that the device has the lowest spurious emissions output regardless of the state of operation. It has been fully characterized in the global cellular bands.
- The transceiver design has excellent blocking (eliminating desensitization of the Bluetooth receiver) and intermodulation performance (distortion of the transmitted signal caused by the mixing of the cellular and Bluetooth transmissions) in the presence of a any cellular transmission (GSM<sup>®</sup>, GPRS, CDMA, WCDMA, or iDEN). Minimal external filtering is required for integration inside the handset.

The CYW43340 is designed to provide direct interface with new and existing handset designs as shown in Figure 3.



#### Figure 3. Mobile Phone System Block Diagram





## 2. Power Supplies and Power Management

#### 2.1 Power Supply Topology

One Buck regulator, multiple LDO regulators, and a Power Management Unit (PMU) are integrated into the CYW43340. All regulators are programmable via the PMU. These blocks simplify power supply design for Bluetooth, WLAN, and FM in embedded designs.

A single VBAT (2.9–4.8V) and VIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided by the regulators in the CYW43340.

Two control signals, BT\_REG\_ON and WL\_REG\_ON, are used to power-up the regulators and take the respective section out of reset. The CBUCK CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when both BT\_REG\_ON and WL\_REG\_ON are deasserted. The CLDO and LNLDO may be turned off/on based on the dynamic demands of the digital baseband.

The CYW43340 allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNDLO regulators. When in this state, LPLDO1 and LPLDO2 (which are low-power linear regulators that are supplied by the system VIO supply) provide the CYW43340 with all the voltages it requires, further reducing leakage currents.

#### 2.1.1 CYW43340 PMU Features

- VBAT to 1.35Vout (372 mA maximum) Core-Buck (CBUCK) switching regulator
- VBAT to 3.3Vout (450 mA maximum) LDO3P3 (external-capacitor)
- VBAT to 2.5Vout (70 mA maximum) LDO2P5 (external-capacitor)
- 1.35V to 1.2Vout (100 mA maximum) LNLDO (external-capacitor)
- 1.35V to 1.2Vout (150 mA maximum) CLDO (external-capacitor)
- 1.35V to 1.2Vout (80 mA maximum) HSICDVDD LDO (external-capacitor)
- Additional internal LDOs (not externally accessible)

Figure 4 on page 9 shows the regulators and a typical power topology.











#### 2.2 WLAN Power Management

The CYW43340 has been designed with the stringent power consumption requirements of mobile devices in mind. All areas of the chip design are optimized to minimize power consumption. Silicon processes and cell libraries were chosen to reduce leakage current and supply voltages. Additionally, the CYW43340 integrated RAM is a high Vt memory with dynamic clock control. The dominant supply current consumed by the RAM is leakage current only. Additionally, the CYW43340 includes an advanced WLAN power management unit (PMU) sequencer. The PMU sequencer provides significant power savings by putting the CYW43340 into various power management states appropriate to the current environment and activities that are being performed. The power management unit enables and disables internal regulators, switches, and other blocks based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them. Power up sequences are fully programmable. Configurable, free-running counters (running at 32.768 kHz LPO clock) in the PMU sequencer are used to turn on/turn off individual regulators and power switches. Clock speeds are dynamically changed (or gated altogether) for the current mode. Slower clock speeds are used wherever possible.

The CYW43340 WLAN power states are described as follows:

- Active mode—All WLAN blocks in the CYW43340 are powered up and fully functional with active carrier sensing and frame transmission and receiving. All required regulators are enabled and put in the most efficient mode based on the load current. Clock speeds are dynamically adjusted by the PMU sequencer.
- Doze mode—The radio, analog domains, and most of the linear regulators are powered down. The rest of the CYW43340 remains powered up in an IDLE state. All main clocks (PLL, crystal oscillator or TCXO) are shut down to reduce active power to the minimum. The 32.768 kHz LPO clock is available only for the PMU sequencer. This condition is necessary to allow the PMU sequencer to wake up the chip and transition to Active mode. In Doze mode, the primary power consumed is due to leakage current.
- Deep-sleep mode—Most of the chip including both analog and digital domains and most of the regulators are powered off. Logic states in the digital core are saved and preserved into a retention memory in the always-ON domain before the digital core is powered off. Upon a wake-up event triggered by the PMU timers, an external interrupt or a host resume through the HSIC or SDIO bus, logic states in the digital core are restored to their pre-deep-sleep settings to avoid lengthy HW re-initialization.
- Power-down mode—The CYW43340 is effectively powered off by shutting down all internal regulators. The chip is brought out of this mode by external logic re-enabling the internal regulators.

#### 2.3 PMU Sequencing

The PMU sequencer is responsible for minimizing system power consumption. It enables and disables various system resources based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them.

Resource requests may come from several sources: clock requests from cores, the minimum resources defined in the Resource Min register, and the resources requested by any active resource request timers. The PMU sequencer maps clock requests into a set of resources required to produce the requested clocks.

Each resource is in one of four states: enabled, disabled, transition\_on, and transition\_off and has a timer that contains 0 when the resource is enabled or disabled and a non-zero value in the transition states. The timer is loaded with the time\_on or time\_off value of the resource when the PMU determines that the resource must be enabled or disabled. That timer decrements on each 32.768 kHz PMU clock. When it reaches 0, the state changes from transition\_off to disabled or transition\_on to enabled. If the time\_on value is 0, the resource can go immediately from disabled to enabled. Similarly, a time\_off value of 0 indicates that the resource can go immediately from enabled. The terms enable sequence and disable sequence refer to either the immediate transition or the timer load-decrement sequence.

During each clock cycle, the PMU sequencer performs the following actions:

- 1. Computes the required resource set based on requests and the resource dependency table.
- 2. Decrements all timers whose values are non zero. If a timer reaches 0, the PMU clears the ResourcePending bit for the resource and inverts the ResourceState bit.
- 3. Compares the request with the current resource status and determines which resources must be enabled or disabled.
- 4. Initiates a disable sequence for each resource that is enabled, no longer being requested, and has no powered up dependents.
- 5. Initiates an enable sequence for each resource that is disabled, is being requested, and has all of its dependencies enabled.



#### 2.4 Power-Off Shutdown

The CYW43340 provides a low-power shutdown feature that allows the device to be turned off while the host, and any other devices in the system, remain operational. When the CYW43340 is not needed in the system, VDDIO\_RF and VDDC are shut down while VDDIO remains powered. This allows the CYW43340 to be effectively off while keeping the I/O pins powered so that they do not draw extra current from any other devices connected to the I/O.

During a low-power shut-down state, provided VDDIO remains applied to the CYW43340, all outputs are tristated, and most inputs signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system, and enables the CYW43340 to be fully integrated in an embedded device and take full advantage of the lowest power-savings modes.

Two signals on the CYW43340, the frequency reference input (WRF\_XTAL\_CAB\_OP) and the LPO\_IN input, are designed to be highimpedance inputs that do not load down the driving signal even if the chip does not have VDDIO power applied to it.

When the CYW43340 is powered on from this state, it is the same as a normal power-up and the device does not retain any information about its state from before it was powered down.

#### 2.5 Power-Up/Power-Down/Reset Circuits

The CYW43340 has two signals (see Table 2) that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption. For timing diagrams of these signals and the required power-up sequences, see Section 21.: "Power-Up Sequence and Timing," on page 107.

#### Table 2. Power-Up/Power-Down/Reset Control Signals

Signal	Description
	This signal is used by the PMU (with BT_REG_ON) to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW43340 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.
	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal CYW43340 regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.





## 3. Frequency References

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

Note: The crystal and TCXO implementations have different power supplies (WRF\_XTAL\_VDD1P2 for crystal, WRF\_TCXO\_VDD for TCXO).

#### 3.1 Crystal Interface and Clock Generation

The CYW43340 can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator including all external components is shown in Figure 5. Consult the reference schematics for the latest configuration.



Figure 5. Recommended Oscillator Configuration

A fractional-N synthesizer in the CYW43340 generates the radio frequencies, clocks, and data/packet timing, enabling it to operate using a wide selection of frequency references.

For SDIO and HSIC applications the default frequency reference is a 37.4 MHz crystal or TCXO. The signal characteristics for the crystal interface are listed in Table 3 on page 13.

Note: Although the fractional-N synthesizer can support alternative reference frequencies, frequencies other than the default require support to be added in the driver, plus additional extensive system testing. Contact Cypress for further details.

## 3.2 TCXO

As an alternative to a crystal, an external precision TCXO can be used as the frequency reference, provided that it meets the Phase Noise requirements listed in Table 3. When the clock is provided by an external TCXO, there are two possible connection methods, as shown in Figure 6 and Figure 7:

- If the TCXO is dedicated to driving the CYW43340, it should be connected to the WRF\_XTAL\_OP pin through an
  external 1000 pF coupling capacitor, as shown in Figure 6. The internal clock buffer connected to this pin will be
  turned OFF when the CYW43340 goes into sleep mode. When the clock buffer turns ON and OFF there will be a
  small impedance variation. If the TCXO is to be shared with another device, such as a GPS receiver, and impedance
  variation is not allowed, a dedicated external clock buffer will be needed. Power must be supplied to the
  WRF\_XTAL\_VDD1P2 pin.
- 2. For 2.4 GHz operation only, an alternative is to DC-couple the TCXO to the WRF\_TCXO\_CK pin, as shown in Figure 7. Use this method when the same TCXO is shared with other devices and a change in the input impedance is not acceptable because it may cause a frequency shift that cannot be tolerated by the other device sharing the TCXO. This pin is connected to a clock buffer powered from WRF\_TCXO\_VDD. If the power supply to this buffer is always on (even in sleep mode), the clock buffer is always on, thereby ensuring a constant input impedance in all states of the device. The maximum current drawn from WRF\_TCXO\_VDD is approximately 500 µA.



#### Figure 6. Recommended Circuit to Use with an External Dedicated TCXO



#### Figure 7. Recommended Circuit to Use with an External Shared TCXO



#### Table 3. Crystal Oscillator and External Clock – Requirements and Performance

Parameter	Conditions/Notes	Crystal <sup>a</sup>			External Frequency Reference <sup>b,c</sup>			
		Min	Тур	Max	Min	Тур	Max	Units
Frequency	-	Betweer	n 19.2 MI	Hz and 5	2 MHz <sup>d,e</sup>			
Crystal load capacitance	-	-	12	-	-	_	_	pF
ESR	_	-	-	60	_	-	-	Ω
Drive level	External crystal requirement	200 <sup>f</sup>	-	-	_	-	-	μW
Input impedance (WRF_X-	Resistive	30k	100k	-	30k	100k	-	Ω
TÁL_OP)	Capacitive	-	-	7.5	_	-	7.5	pF
Input impedance	Resistive	-	-	-	30k	100k	-	Ω
(WRF_TCXO_IN)	Capacitive	-	-	-	_	-	4	pF
WRF_XTAL_OP InputTow level	DC-coupled digital signal	-	-	-	0	_	0.2	V
WRF_XTAL_OP Input high level	DC-coupled digital signal	-	-	-	1.0	-	1.26	V
WRF_XTAL_OP input voltage	AC-coupled analog signal (see Figure 6)	-	-	-	400	-	1200	mV <sub>p-p</sub>
WRF_TCXO_IN Input voltage	DC-coupled analog signal (see Figure 7)	_	_	-	400	—	1980	mV <sub>p-p</sub>



#### Table 3. Crystal Oscillator and External Clock – Requirements and Performance (Cont.)

Parameter	Conditions/Notes	Crystal <sup>a</sup>			External Frequency Reference <sup>b,c</sup>			
		Min	Тур	Max	Min	Тур	Max	Units
Frequency tolerance over the lifetime of the equipment, including temperature	Without trimming	-20	-	20	-20	-	20	ppm
Duty cycle	37.4 MHz clock	-	-	-	40	50	60	%
Phase Noise	37.4 MHz clock at 10 kHz offset	-	-	-	-	-	-131	dBc/Hz
(802.11b/g)	37.4 MHz clock at 100 kHz or greater offset	-	_	_	_	_	-138	dBc/Hz
Phase Noise	37.4 MHz clock at 10 kHz offset	-	-	-	-	-	-139	dBc/Hz
(802.11a)	37.4 MHz clock at 100 kHz or greater offset	-	_	-	_	_	-146	dBc/Hz
Phase Noise	37.4 MHz clock at 10 kHz offset	-	-	-	-	-	-136	dBc/Hz
(802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz or greater offset	-	_	-	_	_	-143	dBc/Hz
Phase Noise	37.4 MHz clock at 10 kHz offset	-	-	-	-	-	-144	dBc/Hz
(802.11n, 5 GHz)	37.4 MHz clock at 100 kHz or greater offset	_	_	-	_	_	-151	dBc/Hz

a.(Crystal) Use WRF\_XTAL\_OP and WRF\_XTAL\_ON, internal power to pin WRF\_XTAL\_VDD1P2.

b.(TCXO) See "TCXO" on page 12 for alternative connection methods.

c.For a clock reference other than 37.4 MHz, 20 × log10(f/ 37.4) dB should be added to the limits, where f = the reference clock frequency in MHz.

d.BT\_TM6 should be tied low for a 52 MHz clock reference. For other frequencies, BT\_TM6 should be tied high. Note that 52 MHz is not an auto-detected frequency using the LPO clock.

e.The frequency step size is approximately 80 Hz resolution.

f.The crystal should be capable of handling a 200uW drive level from the CYW43340.

#### 3.3 Frequency Selection

Any frequency within the ranges specified for the crystal and TCXO reference may be used. These include not only the standard handset reference frequencies of 19.2, 19.44, 19.68, 19.8, 20, 26, 37.4, and 52 MHz, but also other frequencies in this range, with approximately 80 Hz resolution. The CYW43340 must have the reference frequency set correctly in order for any of the UART or PCM interfaces to function correctly, since all bit timing is derived from the reference frequency.

Note: The fractional-N synthesizer can support many reference frequencies. However, frequencies other than the default require support to be added in the driver plus additional, extensive system testing. Contact Cypress for further details.

The reference frequency for the CYW43340 may be set in the following ways:

Set the *xtalfreq=xxxxx* parameter in the nvram.txt file (used to load the driver) to correctly match the crystal frequency.

■ Auto-detect any of the standard handset reference frequencies using an external LPO clock.

For applications such as handsets and portable smart communication devices, where the reference frequency is one of the standard frequencies commonly used, the CYW43340 automatically detects the reference frequency and programs itself to the correct reference frequency. In order for auto frequency detection to work correctly, the CYW43340 must have a valid and stable 32.768 kHz LPO clock that meets the requirements listed in Table 4 on page 15 and is present during power-on reset.





#### 3.4 External 32.768 kHz Low-Power Oscillator

The CYW43340 uses a secondary low frequency clock for low-power-mode timing. Either the internal low-precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, a trade-off caused by this wide LPO tolerance is a small current consumption increase during WLAN power save mode that is incurred by the need to wake up earlier to avoid missing beacons. Whenever possible, the preferred approach for WLAN is to use a precision external 32.768 kHz clock that meets the requirements listed in Table 4.

Note: BTFM operations require the use of an external LPO that meets the requirements listed in Table 4.

#### Table 4. External 32.768 kHz Sleep Clock Specifications

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±200	ppm
Duty cycle	30–70	%
Input signal amplitude	200–1800	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance <sup>a</sup>	>100k <5	Ω pF
Clock jitter (during initial start-up)	<10,000	ppm

a.When power is applied or switched off.





## 4. Bluetooth + FM Subsystem Overview

The Cypress CYW43340 is a Bluetooth 4.0-compliant, baseband processor/2.4 GHz transceiver with an integrated FM/RDS/RBDS receiver. It features the highest level of integration and eliminates all critical external components, thus minimizing the footprint, power consumption, and system cost of a Bluetooth plus FM radio solution.

The CYW43340 is the optimal solution for any Bluetooth voice and/or data application that also requires an FM radio receiver. The Bluetooth subsystem presents a standard Host Controller Interface (HCI) via a high speed UART and PCM for audio. The FM subsystem supports the HCI control interface as well as I<sup>2</sup>S, PCM, and stereo analog interfaces. The CYW43340 incorporates all Bluetooth 4.0 features including BR/EDR and LE.

The CYW43340 Bluetooth radio transceiver provides enhanced radio performance to meet the most stringent mobile phone temperature applications and the tightest integration into mobile handsets and portable devices. It is fully compatible with any of the standard TCXO frequencies and provides full radio compatibility to operate simultaneously with GPS, WLAN, and cellular radios.

The Bluetooth transmitter also features a Class 1 power amplifier with Class 2 capability.

#### 4.1 Features

#### Major Bluetooth features of the CYW43340 include:

- Supports key features of upcoming Bluetooth standards
- Fully supports Bluetooth Core Specification version 4.0 features
- UART baud rates up to 4 Mbps
- Supports all Bluetooth 4.0 packet types
- Supports maximum Bluetooth data rates over HCI UART
- Multipoint operation with up to seven active slaves
   Maximum of seven simultaneous active ACL links
   Maximum of three simultaneous active SCO and eSCO connections with scatternet support
- Trigger Broadcom fast connect (TBFC)
- Narrowband and wideband packet loss concealment
- Scatternet operation with up to four active piconets with background scan and support for scatter mode
- High-speed HCI UART transport support with low-power out-of-band BT\_DEV\_WAKE and BT\_HOST\_WAKE signaling (see "Host Controller Power Management" on page 20)
- Channel quality driven data rate and packet type selection
- Standard Bluetooth test modes
- Extended radio and production test mode features
- Full support for power savings modes
  - Bluetooth clock request
  - Bluetooth standard sniff
  - Deep-sleep modes and software regulator shutdown
- TCXO input and auto-detection of all standard handset clock frequencies. Also supports a low-power crystal, which can be used during power save mode for better timing accuracy.

#### Major FM Radio features include:

- 76 MHz to 108 MHz FM bands supported (US, Europe, and Japan)
- FM subsystem control using the Bluetooth HCI interface
- FM subsystem operates from reference clock inputs.
- Improved audio interface capabilities with full-featured bidirectional PCM, I<sup>2</sup>S, and stereo analog output.
- $\blacksquare$  I<sup>2</sup>S can be master or slave.



#### FM Receiver-Specific Features Include:

- Excellent FM radio performance with 1 µV sensitivity for 26 dB (S+N)/N
- Signal-dependent stereo/mono blending
- Signal dependent soft mute
- Auto search and tuning modes
- Audio silence detection
- RSSI, IF frequency, status indicators
- RDS and RBDS demodulator and decoder with filter and buffering functions
- Automatic frequency jump

#### 4.2 Bluetooth Radio

The CYW43340 has an integrated radio transceiver that has been optimized for use in 2.4 GHz Bluetooth wireless systems. It has been designed to provide low-power, low-cost, robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with the Bluetooth Radio Specification and EDR specification and meets or exceeds the requirements to provide the highest communication link quality of service.

#### 4.2.1 Transmit

The CYW43340 features a fully integrated zero-IF transmitter. The baseband transmit data is GFSK-modulated in the modem block and upconverted to the 2.4 GHz ISM band in the transmitter path. The transmitter path consists of signal filtering, I/Q upconversion, output power amplifier, and RF filtering. The transmitter path also incorporates  $\pi/4$ –DQPSK for 2 Mbps and 8–DPSK for 3 Mbps to support EDR. The transmitter section is compatible to the Bluetooth Low Energy specification. The transmitter PA bias can also be adjusted to provide Bluetooth class 1 or class 2 operation.

#### 4.2.2 Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK,  $\pi$ /4–DQPSK, and 8–DPSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal and is much more stable than direct VCO modulation schemes.

#### 4.2.3 Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bitsynchronization algorithm.

#### 4.2.4 Power Amplifier

The fully integrated PA supports Class 1 or Class 2 output using a highly linearized, temperature-compensated design. This provides greater flexibility in front-end matching and filtering. Due to the linear nature of the PA combined with some integrated filtering, external filtering is required to meet the Bluetooth and regulatory harmonic and spurious requirements. For integrated mobile handset applications in which Bluetooth is integrated next to the cellular radio, external filtering can be applied to achieve near thermal noise levels for spurious and radiated noise emissions. The transmitter features a sophisticated on-chip transmit signal strength indicator (TSSI) block to keep the absolute output power variation within a tight range across process, voltage, and temperature.

#### 4.2.5 Receiver

The receiver path uses a low-IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic range, and high-order on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology with built-in out-of-band attenuation enables the CYW43340 to be used in most applications with minimal off-chip filtering. For integrated handset operation, in which the Bluetooth function is integrated close to the cellular transmitter, external filtering is required to eliminate the desensitization of the receiver by the cellular transmit signal.

#### 4.2.6 Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

#### 4.2.7 Receiver Signal Strength Indicator

The radio portion of the CYW43340 provides a Receiver Signal Strength Indicator (RSSI) signal to the baseband, so that the controller can take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.



#### 4.2.8 Local Oscillator Generation

Local Oscillator (LO) generation provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The LO generation subblock employs an architecture for high immunity to LO pulling during PA operation. The CYW43340 uses an internal RF and IF loop filter.

#### 4.2.9 Calibration

The CYW43340 radio transceiver features an automated calibration scheme that is fully self contained in the radio. No user interaction is required during normal operation or during manufacturing to provide the optimal performance. Calibration optimizes the performance of all the major blocks within the radio to within 2% of optimal conditions, including gain and phase characteristics of filters, matching between key components, and key gain blocks. This takes into account process variation and temperature variation. Calibration occurs transparently during normal operation during the settling time of the hops and calibrates for temperature variations as the device cools and heats during normal operation in its environment.



## 5. Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all connections. It also buffers data that passes through it, handles data flow control, schedules SCO/ACL TX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCI packets. In addition to these functions, it independently handles HCI event types, and HCI command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase reliability and security of the TX/ RX data before sending over the air:

- Symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening in the receiver.
- Data framing, FEC generation, HEC generation, CRC generation, key generation, data encryption, and data whitening in the transmitter.

#### 5.1 Bluetooth 4.0 Features

The BBC supports all Bluetooth 4.0 features, with the following benefits:

- Dual-mode classic Bluetooth and classic Low Energy (BT and BLE) operation.
- Low Energy Physical Layer
- Low Energy Link Layer
- Enhancements to HCI for Low Energy
- Low Energy Direct Test mode
- AES encryption

Note: The CYW43340 is compatible with the Bluetooth Low Energy operating mode, which provides a dramatic reduction in the power consumption of the Bluetooth radio and baseband. The primary application for this mode is to provide support for low data rate devices, such as sensors and remote controls.

#### 5.2 Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the link control unit (LCU). This layer consists of the command controller that takes commands from the software, and other controllers that are activated or configured by the command controller, to perform the link control tasks. Each task performs a different state in the Bluetooth Link Controller.

- Major states:
  - Standby
  - $\square$  Connection
- Substates:
- Page
- Page Scan
- Inquiry
- Inquiry Scan
- Sniff
- BLE Adv
- BLE Scan/Initiation

#### 5.3 Test Mode Support

The CYW43340 fully supports Bluetooth Test mode as described in Part I:1 of the *Specification of the Bluetooth System Version 3.0*. This includes the transmitter tests, normal and delayed loopback tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYW43340 also supports enhanced testing features to simplify RF debugging and qualification and type-approval testing. These features include:

- Fixed frequency carrier wave (unmodulated) transmission
  - □ Simplifies some type-approval measurements (Japan)
  - a Aids in transmitter performance analysis



- Fixed frequency constant receiver mode
  - □ Receiver output directed to I/O pin
  - □ Allows for direct BER measurements using standard RF test equipment
  - Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
  - □ Eight-bit fixed pattern or PRBS-9
  - D Enables modulated signal measurements with standard RF test equipment

#### 5.4 Bluetooth Power Management Unit

The Bluetooth Power Management Unit (PMU) provides power management features that can be invoked by either software through power management registers or packet handling in the baseband core. The power management functions provided by the CYW43340 are:

- RF Power Management
- Host Controller Power Management
- BBC Power Management
- FM Power Management

#### 5.4.1 RF Power Management

The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier to the 2.4 GHz transceiver. The transceiver then processes the power-down functions accordingly.

#### 5.4.2 Host Controller Power Management

When running in UART mode, the CYW43340 may be configured so that dedicated signals are used for power management handshaking between the CYW43340 and the host. The basic power saving functions supported by those hand-shaking signals include the standard Bluetooth defined power savings modes and standby modes of operation.

Table 5 describes the power-control hand-shake signals used with the UART interface.

Signal	Туре	Description
BT_DEV_WAKE	I	Bluetooth device wake-up: Signal from the host to the CYW43340 indicating that the host requires attention.
		Asserted: The Bluetooth device must wake-up or remain awake.
		Deasserted: The Bluetooth device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.
BT_HOST_WAKE	0	Host wake up. Signal from the CYW43340 to the host indicating that the CYW43340 requires attention.
		Asserted: host device must wake-up or remain awake.
		Deasserted: host device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.
CLK_REQ	0	The CYW43340 asserts CLK_REQ when Bluetooth, or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high. Add an external 100 k $\Omega$ pull-down resistor to ensure the signal is deasserted when the CYW43340 powers up or resets when VDDIO is present.
Note: Pad function	Control	Register is set to 0 for these pins.

#### Table 5. Power Control Pin Description





#### 5.4.3 BBC Power Management

The following are low-power operations for the BBC:

- Physical layer packet-handling turns the RF on and off dynamically within transmit/receive packets.
- Bluetooth-specified low-power connection modes: sniff, hold, and park. While in these modes, the CYW43340 runs on the low-power oscillator and wakes up after a predefined time period.
- Alow-power shutdown feature allows the device to be turned off while the host and any other devices in the system remain operational. When the CYW43340 is not needed in the system, the RF and core supplies are shut down while the I/O remains powered. This allows the CYW43340 to effectively be off while keeping the I/O pins powered so they do not draw extra current from any other devices connected to the I/O.

During the low-power shut-down state, provided VDDIO remains applied to the CYW43340, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system and enables the CYW43340 to be fully integrated in an embedded device to take full advantage of the lowest power-saving modes.

Two CYW43340 input signals are designed to be high-impedance inputs that do not load the driving signal even if the chip does not have VDDIO power supplied to it: the frequency reference input (WRF\_TCXO\_IN) and the 32.768 kHz input (LPO). When the CYW43340 is powered on from this state, it is the same as a normal power-up, and the device does not contain any information about its state from the time before it was powered down.





#### 5.4.4 FM Power Management

The CYW43340 FM subsystem can operate independently of, or in tandem with, the Bluetooth RF and BBC subsystems. The FM subsystem power management scheme operates in conjunction with the Bluetooth RF and BBC subsystems. The FM block does not have a low power state, it is either on or off.

#### 5.4.5 Wideband Speech

The CYW43340 provides support for wideband speech (WBS) using on-chip Smart Audio technology. The CYW43340 can perform subband-codec (SBC), as well as mSBC, encoding and decoding of linear 16 bits at 16 kHz (256 Kbps rate) transferred over the PCM bus.

#### 5.4.6 Packet Loss Concealment

Packet Loss Concealment (PLC) improves apparent audio quality for systems with marginal link performance. Bluetooth messages are sent in packets. When a packet is lost, it creates a gap in the received audio bit-stream. Packet loss can be mitigated in several ways:

- Fill in zeros.
- Ramp down the output audio signal toward zero (this is the method used in current Bluetooth headsets).
- Repeat the last frame (or packet) of the received bit-stream and decode it as usual (frame repeat).

These techniques cause distortion and popping in the audio stream. The CYW43340 uses a proprietary waveform extension algorithm to provide dramatic improvement in the audio quality. Figure 9 and Figure 10 show audio waveforms with and without Packet Loss Concealment. Cypress PLC/BEC algorithms also support wideband speech.



#### Figure 10. CVSD Decoder Output Waveform After Applying PLC



#### 5.4.7 Audio Rate-Matching Algorithms

The CYW43340 has an enhanced rate-matching algorithm that uses interpolation algorithms to reduce audio stream jitter that may be present when the rate of audio data coming from the host is not the same as the Bluetooth or FM audio data rates.

#### 5.4.8 Codec Encoding

The CYW43340 can support SBC and mSBC encoding and decoding for wideband speech.

#### 5.4.9 Multiple Simultaneous A2DP Audio Stream

The CYW43340 has the ability to take a single audio stream and output it to multiple Bluetooth devices simultaneously. This allows a user to share his or her music (or any audio stream) with a friend.





#### 5.4.10 FM Over Bluetooth

FM Over Bluetooth enables the CYW43340 to stream data from FM over Bluetooth without requiring the host to be awake. This can significantly extend battery life for usage cases where someone is listening to FM radio on a Bluetooth headset.

#### 5.4.11 Burst Buffer Operation

The CYW43340 has a data buffer that can buffer data being sent over the HCI and audio transports, then send the data at an increased rate. This mode of operation allows the host to sleep for the maximum amount of time, dramatically reducing system current consumption.

#### 5.5 Adaptive Frequency Hopping

The CYW43340 gathers link quality statistics on a channel by channel basis to facilitate channel assessment and channel map selection. The link quality is determined using both RF and baseband signal processing to provide a more accurate frequency-hop map.

#### 5.6 Advanced Bluetooth/WLAN Coexistence

The CYW43340 includes advanced coexistence technologies that are only possible with a Bluetooth/WLAN integrated die solution. These coexistence technologies are targeted at small form-factor platforms, such as cell phones and media players, including applications such as VoWLAN + SCO and Video-over-WLAN + High Fidelity BT Stereo.

Support is provided for platforms that share a single antenna between Bluetooth and WLAN. Dual-antenna applications are also supported. The CYW43340 radio architecture allows for lossless simultaneous Bluetooth and WLAN reception for shared antenna applications. This is possible only via an integrated solution (shared LNA and joint AGC algorithm). It has superior performance versus implementations that need to arbitrate between Bluetooth and WLAN reception.

The CYW43340 integrated solution enables MAC-layer signaling (firmware) and a greater degree of sharing via an enhanced coexistence interface. Information is exchanged between the Bluetooth and WLAN cores without host processor involvement.

The CYW43340 also supports Transmit Power Control on the STA together with standard Bluetooth TPC to limit mutual interference and receiver desensitization. Preemption mechanisms are utilized to prevent AP transmissions from colliding with Bluetooth frames. Improved channel classification techniques have been implemented in Bluetooth for faster and more accurate detection and elimination of interferers (including non-WLAN 2.4 GHz interference).

The Bluetooth AFH classification is also enhanced by the WLAN core's channel information.

#### 5.7 Fast Connection (Interlaced Page and Inquiry Scans)

The CYW43340 supports page scan and inquiry scan modes that significantly reduce the average inquiry response and connection times. These scanning modes are compatible with the Bluetooth version 2.1 page and inquiry procedures.





## 6. Microprocessor and Memory Unit for Bluetooth

The Bluetooth microprocessor core is based on the ARM<sup>®</sup> Cortex<sup>™</sup>-M3 32-bit RISC processor with embedded ICE-RT debug and JTAG interface units. It runs software from the link control (LC) layer, up to the host controller interface (HCI).

The ARM core is paired with a memory unit that contains 652 KB of ROM memory for program storage and boot ROM, 195 KB of RAM for data scratchpad and patch RAM code. The internal ROM allows for flexibility during power-on reset to enable the same device to be used in various configurations. At power-up, the lower-layer protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes or features additions. These patches may be downloaded from the host to the CYW43340 through the UART transports. The mechanism for downloading via UART is identical to the proven interface of the CYW4329 and CYW4330 devices.

#### 6.1 RAM, ROM, and Patch Memory

The CYW43340 Bluetooth core has 195 KB of internal RAM which is mapped between general purpose scratch pad memory and patch memory and 652 KB of ROM used for the lower-layer protocol stack, test mode software, and boot ROM. The patch memory capability enables the addition of code changes for purposes of feature additions and bug fixes to the ROM memory.

#### 6.2 Reset

The CYW43340 has an integrated power-on reset circuit that resets all circuits to a known power-on state. The BT power-on reset (POR) circuit is out of reset after BT\_REG\_ON goes High. If BT\_REG\_ON is low, then the POR circuit is held in reset.



## 7. Bluetooth Peripheral Transport Unit

#### 7.1 PCM Interface

The CYW43340 supports two independent PCM interfaces that share the pins with the I<sup>2</sup>S interfaces. The PCM Interface on the CYW43340 can connect to linear PCM Codec devices in master or slave mode. In master mode, the CYW43340 generates the PCM\_CLK and PCM\_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYW43340. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCl commands.

#### 7.1.1 Slot Mapping

The CYW43340 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate of 128 kHz, 512 kHz, or 1024 kHz. The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

#### 7.1.2 Frame Synchronization

The CYW43340 supports both short- and long-frame synchronization in both master and slave modes. In short-frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

#### 7.1.3 Data Formatting

The CYW43340 may be configured to generate and accept several different data formats. For conventional narrowband speech mode, the CYW43340 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.

#### 7.1.4 Wideband Speech Support

When the host encodes Wideband Speech (WBS) packets in transparent mode, the encoded packets are transferred over the PCM bus for an eSCO voice connection. In this mode, the PCM bus is typically configured in master mode for a 4 kHz sync rate with 16bit samples, resulting in a 64 kbps bit rate. The CYW43340 also supports slave transparent mode using a proprietary rate-matching scheme. In SBC-code mode, linear 16-bit data at 16 kHz (256 kbps rate) is transferred over the PCM bus.

#### 7.1.5 Multiplexed Bluetooth and FM Over PCM

In this mode of operation, the CYW43340 multiplexes both FM and Bluetooth audio PCM channels over the same interface, reducing the number of required I/Os. This mode of operation is initiated through an HCI command from the host. The format of the data stream consists of three channels: a Bluetooth channel followed by two FM channels (audio left and right). In this mode of operation, the bus data rate only supports 48 kHz operation per channel with 16 bits sent for each channel. This is done to allow the low data rate Bluetooth data to coexist in the same interface as the higher speed I<sup>2</sup>S data. To accomplish this, the Bluetooth data is repeated six times for 8 kHz data and three times for 16 kHz data. An initial sync pulse on the PCM\_SYNC line is used to indicate the beginning of the frame.

To support multiple Bluetooth audio streams within the Bluetooth channel, both 16 kHz and 8 kHz streams can be multiplexed. This mode of operation is only supported when the Bluetooth host is the master. Figure 11 shows the operation of the multiplexed transport with three simultaneous SCO connections. To accommodate additional SCO channels, the transport clock speed is increased. To change between modes of operation, the transport must be halted and restarted in the new configuration.