



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





---

The following document contains information on Cypress products. Although the document is marked with the name "Broadcom", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

### CONTINUITY OF SPECIFICATIONS

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

### CONTINUITY OF ORDERING PART NUMBERS

Cypress continues to support existing part numbers. To order these products, please use only the Cypress Ordering Part Number listed in the table.

Broadcom Ordering Part Number	Cypress Ordering Part Number
BCM43340XKUBGT BCM43340HKUBG BCM43340XKUBG BCM43340HKUBGT	CYW43340XKUBGT CYW43340HKUBG CYW43340XKUBG CYW43340HKUBGT

### FOR MORE INFORMATION

Please visit our website at [www.cypress.com](http://www.cypress.com) or contact your [local sales office](#) for additional information about Cypress products and services.

### OUR CUSTOMERS

Cypress is for true innovators – in companies both large and small.

Our customers are smart, aggressive, out-of-the-box thinkers who design and develop game-changing products that revolutionize their industries or create new industries with products and solutions that nobody ever thought of before.

### ABOUT CYPRESS

Founded in 1982, Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, home automation and appliances, consumer electronics and medical products. Cypress's programmable systems-on-chip, general-purpose microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first.

Cypress is committed to providing customers with the best support and engineering resources on the planet enabling innovators and out-of-the-box thinkers to disrupt markets and create new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

## Single-Chip, Dual-Band (2.4 GHz/5 GHz) IEEE 802.11 a/b/g/n MAC/Baseband/Radio with Integrated Bluetooth 4.0 and FM Receiver

### GENERAL DESCRIPTION

The Broadcom® BCM43340 single-chip quad-radio device provides the highest level of integration for a mobile or handheld wireless system, with integrated dual band (2.4 GHz / 5 GHz) IEEE 802.11 a/b/g and single-stream IEEE 802.11n MAC/baseband/radio, Bluetooth 4.0, and FM radio receiver. The BCM43340 includes integrated power amplifiers and LNAs for the 2.4 GHz and 5 GHz WLAN bands, and an integrated 2.4 GHz T/R switch. This greatly reduces the external part count, PCB footprint, and cost of the solution.


Using advanced design techniques and process technology to reduce active and idle power, the BCM43340 is designed to address the needs of mobile devices that require minimal power consumption and compact size. It includes a power management unit which simplifies the system power topology and allows for operation directly from a mobile platform battery while maximizing battery life.

### FEATURES

The BCM43340 implements the highly sophisticated Enhanced Collaborative Coexistence algorithms and hardware mechanisms, allowing for an extremely collaborative Bluetooth coexistence scheme along with coexistence support for external radios (such as cellular and LTE, GPS, WiMAX, and Ultra-Wideband) and a single shared 2.4 GHz antenna for Bluetooth and WLAN. As a result, enhanced overall quality for simultaneous voice, video, and data transmission on a handheld system is achieved.

For the WLAN section, two host interface options are included: an SDIO v2.0 interface (including gSPI) and a High-Speed Inter-Chip (HSIC) interface (a USB 2.0 derivative for short-distance on-board connections). An independent, high-speed UART is provided for the Bluetooth host interface.

Figure 1: Functional Block Diagram



**FEATURES****IEEE 802.11x Key Features**

- Dual-band 2.4 GHz and 5 GHz IEEE 802.11 a/b/g/n
- Single-stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n STBC (space-time block coding) RX and LDPC (low-density parity check) TX options for improved range and power efficiency.
- Supports a single 2.4 GHz antenna shared between WLAN and Bluetooth.
- Shared Bluetooth and 2.4 GHz WLAN receive signal path eliminates the need for an external power splitter while maintaining excellent sensitivity for both Bluetooth and WLAN.
- Internal fractional nPLL allows support for a wide range of reference clock frequencies
- Supports IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as GPS, WiMAX, or UWB
- Supports standard SDIO v2.0 and gSPI (48 MHz) host interfaces.
- Alternative host interface supports HSIC v1.0 (short-distance USB device)
- Integrated ARM® Cortex-M3™ processor and on-chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption, while maintaining the ability to field upgrade with future features. On-chip memory includes 512 KB SRAM and 640 KB ROM.
- OneDriver™ software architecture for easy migration from existing embedded WLAN and Bluetooth devices as well as future devices.

**FEATURES****Bluetooth and FM Key Features**

- Complies with Bluetooth Core Specification Version 4.0 with provisions for supporting future specifications.
- Bluetooth Class 1 or Class 2 transmitter operation
- Supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference
- Interface support: Host Controller Interface (HCI) using a high-speed UART interface and PCM for audio data
- The FM receiver unit supports HCI for communication.
- Low power consumption improves battery life of handheld devices.
- FM receiver: 76 MHz to 108 MHz FM bands; supports the European Radio Data Systems (RDS) and the North American Radio Broadcast Data System (RBDS) standards
- Supports multiple simultaneous Advanced Audio Distribution Profiles (A2DP) for stereo sound.
- Automatic frequency detection for standard crystal and TCXO values

**General Features**

- Supports battery voltage range from 2.9V to 4.8V supplies with internal switching regulator.
- Programmable dynamic power management
- 3072-bit OTP for storing board parameters
- Routable on low-cost 1x1 PCB stack-ups
- 141-ball WLPGA package(5.67 mm × 4.47 mm, 0.4 mm pitch)
- Security:
  - WPA™ and WPA2™ (Personal) support for powerful encryption and authentication
  - AES in WLAN hardware for faster data encryption and IEEE 802.11i compatibility
  - Reference WLAN subsystem provides Cisco® Compatible Extensions (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX 5.0)
  - Reference WLAN subsystem provides Wi-Fi Protected Setup (WPS)
- Worldwide regulatory support: Global products supported with worldwide homologated design

## Revision History

<b>Revision</b>	<b>Date</b>	<b>Change Description</b>
43340-DS109-R	01/28/15	<b>Updated:</b> <ul style="list-style-type: none"> <li>• <a href="#">Table 18: “WLBGA Signal Descriptions,” on page 85</a></li> </ul>
43340-DS107-R	07/07/14	<b>Updated:</b> <ul style="list-style-type: none"> <li>• Figure 65: “WLBGA Keep-Out Areas for PCB Layout — Bottom View,” on page 177</li> </ul>
43340-DS107-R	04/07/14	<b>Updated:</b> <ul style="list-style-type: none"> <li>• Table 28: “WLAN GPIO Functions and Strapping Options (Advance Information),” on page 144</li> <li>• Title change (2.5 GHz to 2.4 GHz) for Figure 55 on page 169</li> </ul>
43340-DS106-R	03/04/14	<a href="#">Figure 39: “141-Bump BCM43340 WLBGA Ball Map (Bottom View),” on page 84</a> and <a href="#">Table 18: “WLBGA Signal Descriptions,” on page 85</a> : Updated signal names for No Connect, VDDC, VDDIO, VSS, VSSC, and WRF_PA5G_VBAT_GND3P3 pins.
43340-DS105-R	02/14/14	<b>Updated:</b> <ul style="list-style-type: none"> <li>• Section 26: “Ordering Information,” on page 194.</li> </ul>
43340-DS104-R	12/03/13	<b>Updated:</b> <ul style="list-style-type: none"> <li>• Proprietary protocols in “Standards Compliance” on page 21.</li> <li>• Table 24: “ESD Specifications,” on page 102.</li> <li>• Table 33: “WLAN 2.4 GHz Transmitter Performance Specifications,” on page 124.</li> <li>• Table 35: “WLAN 5 GHz Transmitter Performance Specifications,” on page 129.</li> </ul>
43340-DS103-R	08/30/13	Removed ‘Preliminary’ from the document type.

<b>Revision</b>	<b>Date</b>	<b>Change Description</b>
43340-DS102-R	04/22/13	<p><b>Updated:</b></p> <ul style="list-style-type: none"> <li>• Figure 1: “Functional Block Diagram,” on page 1.</li> <li>• AES feature description on page 5.</li> <li>• VBAT voltage range changed from 2.3–4.8V to 2.9–4.8V.</li> <li>• Figure 4: “Typical Power Topology,” on page 29.</li> <li>• “Link Control Layer” on page 51: substates.</li> <li>• Table 33: “Bluetooth Receiver RF Specifications,” on page 131.</li> <li>• Figure 52: “WLAN Port Locations (5 GHz),” on page 142.</li> <li>• Table 34: “Bluetooth Transmitter RF Specifications,” on page 135: Power control step.</li> <li>• Table 36: “BLE RF Specifications,” on page 136: Rx sense.</li> <li>• Table 37: “FM Receiver Specifications,” on page 137.</li> <li>• Table 39: “WLAN 2.4 GHz Receiver Performance Specifications,” on page 144.</li> <li>• Table 40: “WLAN 2.4 GHz Transmitter Performance Specifications,” on page 148.</li> <li>• Table 42: “WLAN 5 GHz Transmitter Performance Specifications,” on page 153.</li> <li>• Table 50: “Typical WLAN Power Consumption,” on page 162.</li> </ul>
43340-DS101-R	12/21/12	<p><b>Updated:</b></p> <ul style="list-style-type: none"> <li>• HCI high-speed UART: H4+ mode no longer supported.</li> <li>• General Description on page 1.</li> <li>• “IEEE 802.11x Key Features” on page 5: shared Bluetooth and 2.4 GHz WLAN signal path.</li> <li>• Figure 11: “Startup Signaling Sequence,” on page 54.</li> <li>• “External Coexistence Interface” on page 80.</li> <li>• Table 26: “WLBGA and WLCSP Signal Descriptions,” on page 127.</li> <li>• Table 27: “WLAN GPIO Functions and Strapping Options (Advance Information),” on page 140.</li> <li>• Table 31: “I/O States,” on page 145 .</li> <li>• Table 32: “Absolute Maximum Ratings,” on page 149.</li> <li>• Table 36: “Bluetooth Receiver RF Specifications,” on page 154.</li> <li>• Table 37: “Bluetooth Transmitter RF Specifications,” on page 158.</li> <li>• Table 53: “Typical WLAN Power Consumption,” on page 185.</li> <li>• Table 54: “Bluetooth and FM Current Consumption,” on page 187.</li> </ul>
43340-DS100-R	7/9/12	Initial Release

Broadcom Corporation  
5300 California Avenue  
Irvine, CA 92617

© 2015 by Broadcom Corporation  
All rights reserved  
Printed in the U.S.A.

Broadcom®, the pulse logo, OneDriver™, Smart Audio®, Connecting everything®, and the Connecting everything logo are among the trademarks of Broadcom Corporation and/or its affiliates in the United States, certain other countries and/or the EU. Any other trademarks or trade names mentioned are the property of their respective owners.

This data sheet (including, without limitation, the Broadcom component(s) identified herein) is not designed, intended, or certified for use in any military, nuclear, medical, mass transportation, aviation, navigations, pollution control, hazardous substances management, or other high-risk application. BROADCOM PROVIDES THIS DATA SHEET "AS-IS," WITHOUT WARRANTY OF ANY KIND. BROADCOM DISCLAIMS ALL WARRANTIES, EXPRESSED AND IMPLIED, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT.

# Table of Contents

<b>About This Document</b> .....	15
Purpose and Audience .....	15
Acronyms and Abbreviations .....	15
<b>Technical Support</b> .....	15
<b>Section 1: Introduction</b> .....	<b>16</b>
<b>Overview</b> .....	16
<b>Features</b> .....	17
<b>Standards Compliance</b> .....	18
<b>Mobile Phone Usage Model</b> .....	20
<b>Section 2: Power Supplies and Power Management</b> .....	<b>21</b>
<b>Power Supply Topology</b> .....	21
BCM43340 PMU Features .....	21
<b>WLAN Power Management</b> .....	23
<b>PMU Sequencing</b> .....	24
<b>Power-Off Shutdown</b> .....	25
<b>Power-Up/Power-Down/Reset Circuits</b> .....	25
<b>Section 3: Frequency References</b> .....	<b>26</b>
<b>Crystal Interface and Clock Generation</b> .....	26
<b>TCXO</b> .....	27
<b>Frequency Selection</b> .....	29
<b>External 32.768 kHz Low-Power Oscillator</b> .....	30
<b>Section 4: Bluetooth + FM Subsystem Overview</b> .....	<b>31</b>
<b>Features</b> .....	31
<b>Bluetooth Radio</b> .....	33
Transmit .....	33
Digital Modulator .....	33
Digital Demodulator and Bit Synchronizer .....	33
Power Amplifier .....	33
Receiver .....	34
Digital Demodulator and Bit Synchronizer .....	34
Receiver Signal Strength Indicator .....	34
Local Oscillator Generation .....	34
Calibration .....	34
<b>Section 5: Bluetooth Baseband Core</b> .....	<b>35</b>
<b>Bluetooth 4.0 Features</b> .....	35
<b>Link Control Layer</b> .....	36



**Test Mode Support** ..... 36

**Bluetooth Power Management Unit** ..... 37

    RF Power Management ..... 37

    Host Controller Power Management ..... 37

    BBC Power Management ..... 39

    FM Power Management ..... 39

    Wideband Speech ..... 39

    Packet Loss Concealment ..... 40

    Audio Rate-Matching Algorithms ..... 40

    Codec Encoding ..... 41

    Multiple Simultaneous A2DP Audio Stream ..... 41

    FM Over Bluetooth ..... 41

    Burst Buffer Operation ..... 41

**Adaptive Frequency Hopping** ..... 41

**Advanced Bluetooth/WLAN Coexistence** ..... 42

**Fast Connection (Interlaced Page and Inquiry Scans)** ..... 42

**Section 6: Microprocessor and Memory Unit for Bluetooth** ..... **43**

**RAM, ROM, and Patch Memory** ..... 43

**Reset** ..... 43

**Section 7: Bluetooth Peripheral Transport Unit** ..... **44**

**PCM Interface** ..... 44

        Slot Mapping ..... 44

        Frame Synchronization ..... 44

        Data Formatting ..... 44

        Wideband Speech Support ..... 45

        Multiplexed Bluetooth and FM Over PCM ..... 45

        Burst PCM Mode ..... 46

        PCM Interface Timing ..... 46

            Short Frame Sync, Master Mode ..... 46

            Short Frame Sync, Slave Mode ..... 47

            Long Frame Sync, Master Mode ..... 48

            Long Frame Sync, Slave Mode ..... 49

            Short Frame Sync, Burst Mode ..... 50

            Long Frame Sync, Burst Mode ..... 51

**UART Interface** ..... 52

**I<sup>2</sup>S Interface** ..... 54

        I<sup>2</sup>S Timing ..... 55

**Section 8: FM Receiver Subsystem ..... 58**

- FM Radio ..... 58
- Digital FM Audio Interfaces ..... 58
- Analog FM Audio Interfaces ..... 58
- FM Over Bluetooth ..... 58
- eSCO ..... 59
- Wideband Speech Link ..... 59
- A2DP ..... 59
- Autotune and Search Algorithms ..... 59
- Audio Features ..... 60
- RDS/RBDS ..... 62

**Section 9: WLAN Global Functions ..... 63**

- WLAN CPU and Memory Subsystem ..... 63
- One-Time Programmable Memory ..... 63
- GPIO Interface ..... 64
- External Coexistence Interface ..... 64
- UART Interface ..... 65
- JTAG Interface ..... 65

**Section 10: WLAN Host Interfaces ..... 66**

- SDIO v2.0 ..... 66
  - SDIO Pin Descriptions ..... 66
- Generic SPI Mode ..... 68
  - SPI Protocol ..... 69
    - Command Structure ..... 70
    - Write ..... 70
    - Write/Read ..... 70
    - Read ..... 70
    - Status ..... 71
  - gSPI Host-Device Handshake ..... 73
  - Boot-Up Sequence ..... 73
- HSIC Interface ..... 76

**Section 11: Wireless LAN MAC and PHY ..... 77**

- MAC Features ..... 77
  - MAC Description ..... 77
    - PSM ..... 78
    - WEP ..... 79
    - TXE ..... 79
    - RXE ..... 79

IFS.....	80
TSF .....	80
NAV.....	80
MAC-PHY Interface.....	80
<b>WLAN PHY Description.....</b>	<b>81</b>
PHY Features.....	81
<b>Section 12: WLAN Radio Subsystem .....</b>	<b>83</b>
Receiver Path.....	83
Transmit Path.....	83
Calibration.....	83
<b>Section 13: Pinout and Signal Descriptions .....</b>	<b>84</b>
Signal Assignments .....	84
Signal Descriptions .....	85
WLAN GPIO Signals and Strapping Options .....	93
CIS Select Options.....	94
I/O States .....	95
<b>Section 14: DC Characteristics .....</b>	<b>98</b>
Absolute Maximum Ratings .....	98
Environmental Ratings .....	99
Electrostatic Discharge Specifications .....	99
Recommended Operating Conditions and DC Characteristics .....	100
<b>Section 15: Bluetooth RF Specifications .....</b>	<b>102</b>
<b>Section 16: FM Receiver Specifications .....</b>	<b>109</b>
<b>Section 17: WLAN RF Specifications .....</b>	<b>114</b>
Introduction.....	114
2.4 GHz Band General RF Specifications.....	115
WLAN 2.4 GHz Receiver Performance Specifications .....	116
WLAN 2.4 GHz Transmitter Performance Specifications .....	120
WLAN 5 GHz Receiver Performance Specifications .....	122
WLAN 5 GHz Transmitter Performance Specifications .....	125
General Spurious Emissions Specifications .....	126
<b>Section 18: Internal Regulator Electrical Specifications .....</b>	<b>127</b>
Core Buck Switching Regulator.....	127
3.3V LDO (LDO3P3).....	129
2.5V LDO (LDO2P5).....	130
HSICDVDD LDO .....	131
CLDO .....	132

---

LNLDO ..... 133

**Section 19: System Power Consumption..... 134**

    WLAN Current Consumption..... 134

    Bluetooth, BLE, and FM Current Consumption..... 135

**Section 20: Interface Timing and AC Characteristics ..... 136**

    SDIO/gSPI Timing ..... 136

        SDIO Default Mode Timing ..... 136

        SDIO High-Speed Mode Timing..... 138

        gSPI Signal Timing..... 139

    HSIC Interface Specifications..... 140

    JTAG Timing ..... 141

**Section 21: Power-Up Sequence and Timing ..... 142**

    Sequencing of Reset and Regulator Control Signals ..... 142

        Description of Control Signals..... 142

        Control Signal Timing Diagrams..... 143

**Section 22: Package Information ..... 145**

    Package Thermal Characteristics ..... 145

    Junction Temperature Estimation and  $PSI_{JT}$  Versus  $THETA_{JC}$  ..... 145

    Environmental Characteristics..... 145

**Section 23: Mechanical Information ..... 146**

**Section 24: Ordering Information ..... 148**

## List of Figures

Figure 1: Functional Block Diagram.....	1
Figure 2: BCM43340 Block Diagram .....	16
Figure 3: Mobile Phone System Block Diagram .....	20
Figure 4: Typical Power Topology .....	22
Figure 5: Recommended Oscillator Configuration .....	26
Figure 6: Recommended Circuit to Use with an External Dedicated TCXO .....	27
Figure 7: Recommended Circuit to Use with an External Shared TCXO.....	27
Figure 8: Startup Signaling Sequence .....	38
Figure 9: CVSD Decoder Output Waveform Without PLC.....	40
Figure 10: CVSD Decoder Output Waveform After Applying PLC.....	40
Figure 11: Functional Multiplex Data Diagram.....	45
Figure 12: PCM Timing Diagram (Short Frame Sync, Master Mode).....	46
Figure 13: PCM Timing Diagram (Short Frame Sync, Slave Mode).....	47
Figure 14: PCM Timing Diagram (Long Frame Sync, Master Mode).....	48
Figure 15: PCM Timing Diagram (Long Frame Sync, Slave Mode).....	49
Figure 16: PCM Burst Mode Timing (Receive Only, Short Frame Sync).....	50
Figure 17: PCM Burst Mode Timing (Receive Only, Long Frame Sync) .....	51
Figure 18: UART Timing .....	53
Figure 19: I <sup>2</sup> S Transmitter Timing.....	56
Figure 20: I <sup>2</sup> S Receiver Timing.....	57
Figure 21: Example Blend/Switch Usage.....	60
Figure 22: Example Blend/Switch Separation.....	61
Figure 23: Example Soft Mute Characteristic .....	61
Figure 24: LTE Coexistence Interface .....	64
Figure 25: Signal Connections to SDIO Host (SD 4-Bit Mode).....	67
Figure 26: Signal Connections to SDIO Host (SD 1-Bit Mode).....	67
Figure 27: SDIO Pull-Up Requirements.....	67
Figure 28: Signal Connections to SDIO Host (gSPI Mode) .....	68
Figure 29: gSPI Write Protocol .....	69
Figure 30: gSPI Read Protocol .....	69
Figure 31: gSPI Command Structure.....	70
Figure 32: gSPI Signal Timing Without Status (32-bit big endian shown) .....	71
Figure 33: gSPI Signal Timing with Status (Response Delay = 0) (32-bit big endian shown) .....	72
Figure 34: WLAN Boot-Up Sequence .....	75
Figure 35: HSIC Device Block Diagram.....	76

---

Figure 36: WLAN MAC Architecture .....	78
Figure 37: WLAN PHY Block Diagram.....	82
Figure 38: STBC Implementation in the Receive Path .....	82
Figure 39: 141-Bump BCM43340 WLBGA Ball Map (Bottom View).....	84
Figure 40: RF Port Location for Bluetooth Testing.....	102
Figure 41: WLAN Port Locations (5 GHz).....	114
Figure 42: WLAN Port Locations (2.4 GHz).....	114
Figure 43: SDIO Bus Timing (Default Mode) .....	136
Figure 44: SDIO Bus Timing (High-Speed Mode).....	138
Figure 45: gSPI Timing .....	139
Figure 46: WLAN = ON, Bluetooth = ON .....	143
Figure 47: WLAN = OFF, Bluetooth = OFF.....	143
Figure 48: WLAN = ON, Bluetooth = OFF .....	144
Figure 49: WLAN = OFF, Bluetooth = ON .....	144
Figure 50: 141-Ball WLBGA Package Mechanical Information .....	146
Figure 51: WLBGA Keep-Out Areas for PCB Layout—Bottom View .....	147

## List of Tables

Table 1: Power-Up/Power-Down/Reset Control Signals.....	25
Table 2: Crystal Oscillator and External Clock – Requirements and Performance.....	28
Table 3: External 32.768 kHz Sleep Clock Specifications .....	30
Table 4: Power Control Pin Description .....	37
Table 5: PCM Interface Timing Specifications (Short Frame Sync, Master Mode).....	46
Table 6: PCM Interface Timing Specifications (Short Frame Sync, Slave Mode).....	47
Table 7: PCM Interface Timing Specifications (Long Frame Sync, Master Mode) .....	48
Table 8: PCM Interface Timing Specifications (Long Frame Sync, Slave Mode) .....	49
Table 9: PCM Burst Mode (Receive Only, Short Frame Sync).....	50
Table 10: PCM Burst Mode (Receive Only, Long Frame Sync) .....	51
Table 11: Example of Common Baud Rates.....	52
Table 12: UART Timing Specifications .....	53
Table 13: Timing for I <sup>2</sup> S Transmitters and Receivers .....	55
Table 14: External Coexistence Interface .....	64
Table 15: SDIO Pin Description .....	66
Table 16: gSPI Status Field Details .....	72
Table 17: gSPI Registers .....	73
Table 18: WLPGA Signal Descriptions .....	85
Table 19: WLAN GPIO Functions and Strapping Options (Advance Information).....	93
Table 20: CIS Select .....	94
Table 21: I/O States .....	95
Table 22: Absolute Maximum Ratings .....	98
Table 23: Environmental Ratings .....	99
Table 24: ESD Specifications .....	99
Table 25: Recommended Operating Conditions and DC Characteristics .....	100
Table 26: Bluetooth Receiver RF Specifications.....	103
Table 27: Bluetooth Transmitter RF Specifications.....	107
Table 28: Local Oscillator Performance.....	108
Table 29: BLE RF Specifications .....	108
Table 30: FM Receiver Specifications .....	109
Table 31: 2.4 GHz Band General RF Specifications.....	115
Table 32: WLAN 2.4 GHz Receiver Performance Specifications .....	116
Table 33: WLAN 2.4 GHz Transmitter Performance Specifications .....	120
Table 34: WLAN 5 GHz Receiver Performance Specifications .....	122
Table 35: WLAN 5 GHz Transmitter Performance Specifications .....	125

---

Table 36: General Spurious Emissions Specifications .....	126
Table 37: Core Buck Switching Regulator (CBUCK) Specifications .....	127
Table 38: LDO3P3 Specifications .....	129
Table 39: LDO2P5 Specifications .....	130
Table 40: HISCDVDD LDO Specifications.....	131
Table 41: CLDO Specifications .....	132
Table 42: LNLDO Specifications.....	133
Table 43: Typical WLAN Power Consumption.....	134
Table 44: Bluetooth and FM Current Consumption .....	135
Table 45: SDIO Bus Timing Parameters (Default Mode).....	136
Table 46: SDIO Bus Timing Parameters (High-Speed Mode) .....	138
Table 47: gSPI Timing Parameters.....	139
Table 48: HSIC Timing Parameters .....	140
Table 49: JTAG Timing Characteristics .....	141
Table 50: Package Thermal Characteristics .....	145



## About This Document

### Purpose and Audience

This document provides details of the functional, operational, and electrical characteristics of the Broadcom® BCM43340. It is intended for hardware design, application, and OEM engineers.

### Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use.

For a comprehensive list of acronyms and other terms used in Broadcom documents, go to:

<http://www.broadcom.com/press/glossary.php>.

### Technical Support

Broadcom provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates through its customer support portal (<https://support.broadcom.com>). For a CSP account, contact your Sales or Engineering support representative.

In addition, Broadcom provides other product support through its Downloads & Support site (<http://www.broadcom.com/support/>).


# Section 1: Introduction

## Overview

The Broadcom® BCM43340 single-chip device provides the highest level of integration for a mobile or handheld wireless system, with integrated IEEE 802.1 a/b/g/n MAC/baseband/radio, Bluetooth 4.0, and FM RX. It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. Comprehensive power management circuitry and software ensure the system can meet the needs of highly mobile devices that require minimal power consumption and reliable operation.

Figure 2 shows the interconnect of all the major physical blocks in the BCM43340 and their associated external interfaces, which are described in greater detail in the following sections.

Figure 2: BCM43340 Block Diagram



---

## Features

The BCM43340 supports the following WLAN, Bluetooth, and FM features:

- IEEE 802.11a/b/g/n dual-band radio with internal Power Amplifiers, LNAs, and T/R switches
- Bluetooth v4.0 with integrated Class 1 PA
- Concurrent Bluetooth, FM (RX) RDS/RBDS, and WLAN operation
- On-chip WLAN driver execution capable of supporting IEEE 802.11 functionality
- Single- and dual-antenna support
  - Single antenna with shared LNA
  - Simultaneous BT/WLAN receive with single antenna
- WLAN host interface options:
  - SDIO v2.0, including default and high-speed timing.
  - gSPI—up to 48 MHz clock rate
  - HSIC (USB device interface for short distance on-board applications)
- BT host digital interface (can be used concurrently with above interfaces):
  - UART (up to 4 Mbps)
- ECI—enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives
- I<sup>2</sup>S/PCM for FM/BT audio, HCI for FM block control
- HCI high-speed UART (H4, H5) transport support
- Wideband speech support (16 bits linear data, MSB first, left justified at 4K samples/s for transparent air coding, both through I<sup>2</sup>S and PCM interface)
- Bluetooth SmartAudio<sup>®</sup> technology improves voice and music quality to headsets
- Bluetooth low power inquiry and page scan
- Bluetooth Low Energy (BLE) support
- Bluetooth Packet Loss Concealment (PLC)
- Bluetooth Wideband Speech (WBS)
- FM advanced internal antenna support
- FM auto search/tuning functions
- FM multiple audio routing options: I<sup>2</sup>S, PCM, eSCO, A2DP
- FM mono-stereo blend and switch, and soft mute support
- FM audio pause detect support
- Audio rate-matching algorithms
- Multiple simultaneous A2DP audio stream
- FM over Bluetooth operation and on-chip stereo headset emulation

---

## Standards Compliance

The BCM43340 supports the following standards:

- Bluetooth 4.0 (including Bluetooth Low Energy)
- 76 MHz to 108 MHz FM bands (US, Europe, and Japan)
- IEEE 802.11n—Handheld Device Class (Section 11)
- IEEE 802.11a
- IEEE 802.11b
- IEEE 802.11g
- IEEE 802.11d
- IEEE 802.11h
- IEEE 802.11i

The BCM43340 will support the following future drafts/standards:

- IEEE 802.11r—Fast Roaming (between APs)
- IEEE 802.11k—Resource Management
- IEEE 802.11w—Secure Management Frames
- IEEE 802.11 Extensions:
  - IEEE 802.11e QoS Enhancements (as per the WMM® specification is already supported)
  - IEEE 802.11h 5 GHz Extensions
  - IEEE 802.11i MAC Enhancements
  - IEEE 802.11r Fast Roaming Support
  - IEEE 802.11k Radio Resource Measurement

The BCM43340 supports the following security features and proprietary protocols:

- Security:
  - WEP
  - WPA™ Personal
  - WPA2™ Personal
  - WMM
  - WMM-PS (U-APSD)
  - WMM-SA
  - WAPI
  - AES (Hardware Accelerator)
  - TKIP (host-computed)
  - CKIP (SW Support)

- Proprietary Protocols:
  - CCXv2
  - CCXv3
  - CCXv4
  - CCXv5
- IEEE 802.15.2 Coexistence Compliance—on silicon solution compliant with IEEE 3 wire requirements


## Mobile Phone Usage Model

The BCM43340 incorporates a number of unique features to simplify integration into mobile phone platforms. Its flexible PCM and UART interfaces enable it to transparently connect with the existing circuits. In addition, the TCXO and LPO inputs allow the use of existing handset features to further minimize the size, power, and cost of the complete system.

- The PCM interface provides multiple modes of operation to support both master and slave as well as hybrid interfacing to single or multiple external codec devices.
- The UART interface supports hardware flow control with tight integration to power control sideband signaling to support the lowest power operation.
- The TCXO interface accommodates any of the typical reference frequencies used by cell phones.
- FM digital interfaces can use either I<sup>2</sup>S, PCM, or stereo analog output (an analog FM receiver interface is available for legacy systems.)
- The highly linear design of the radio transceiver ensures that the device has the lowest spurious emissions output regardless of the state of operation. It has been fully characterized in the global cellular bands.
- The transceiver design has excellent blocking (eliminating desensitization of the Bluetooth receiver) and intermodulation performance (distortion of the transmitted signal caused by the mixing of the cellular and Bluetooth transmissions) in the presence of any cellular transmission (GSM<sup>®</sup>, GPRS, CDMA, WCDMA, or iDEN). Minimal external filtering is required for integration inside the handset.

The BCM43340 is designed to provide direct interface with new and existing handset designs as shown in [Figure 3](#).

**Figure 3: Mobile Phone System Block Diagram**



## Section 2: Power Supplies and Power Management

---

### Power Supply Topology

One Buck regulator, multiple LDO regulators, and a Power Management Unit (PMU) are integrated into the BCM43340. All regulators are programmable via the PMU. These blocks simplify power supply design for Bluetooth, WLAN, and FM in embedded designs.

A single VBAT (2.9–4.8V) and VIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided by the regulators in the BCM43340.

Two control signals, BT\_REG\_ON and WL\_REG\_ON, are used to power-up the regulators and take the respective section out of reset. The CBUCK CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when both BT\_REG\_ON and WL\_REG\_ON are deasserted. The CLDO and LNLDO may be turned off/on based on the dynamic demands of the digital baseband.


The BCM43340 allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNDLO regulators. When in this state, LPLDO1 and LPLDO2 (which are low-power linear regulators that are supplied by the system VIO supply) provide the BCM43340 with all the voltages it requires, further reducing leakage currents.

### BCM43340 PMU Features

- VBAT to 1.35Vout (372 mA maximum) Core-Buck (CBUCK) switching regulator
- VBAT to 3.3Vout (450 mA maximum) LDO3P3 (external-capacitor)
- VBAT to 2.5Vout (70 mA maximum) LDO2P5 (external-capacitor)
- 1.35V to 1.2Vout (100 mA maximum) LNLDO (external-capacitor)
- 1.35V to 1.2Vout (150 mA maximum) CLDO (external-capacitor)
- 1.35V to 1.2Vout (80 mA maximum) HSICDVDD LDO (external-capacitor)
- Additional internal LDOs (not externally accessible)

[Figure 4 on page 22](#) shows the regulators and a typical power topology.

Figure 4: Typical Power Topology





---

## WLAN Power Management

The BCM43340 has been designed with the stringent power consumption requirements of mobile devices in mind. All areas of the chip design are optimized to minimize power consumption. Silicon processes and cell libraries were chosen to reduce leakage current and supply voltages. Additionally, the BCM43340 integrated RAM is a high Vt memory with dynamic clock control. The dominant supply current consumed by the RAM is leakage current only. Additionally, the BCM43340 includes an advanced WLAN power management unit (PMU) sequencer. The PMU sequencer provides significant power savings by putting the BCM43340 into various power management states appropriate to the current environment and activities that are being performed. The power management unit enables and disables internal regulators, switches, and other blocks based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them. Power up sequences are fully programmable. Configurable, free-running counters (running at 32.768 kHz LPO clock) in the PMU sequencer are used to turn on/turn off individual regulators and power switches. Clock speeds are dynamically changed (or gated altogether) for the current mode. Slower clock speeds are used wherever possible.

The BCM43340 WLAN power states are described as follows:

- **Active mode**—All WLAN blocks in the BCM43340 are powered up and fully functional with active carrier sensing and frame transmission and receiving. All required regulators are enabled and put in the most efficient mode based on the load current. Clock speeds are dynamically adjusted by the PMU sequencer.
- **Doze mode**—The radio, analog domains, and most of the linear regulators are powered down. The rest of the BCM43340 remains powered up in an IDLE state. All main clocks (PLL, crystal oscillator or TCXO) are shut down to reduce active power to the minimum. The 32.768 kHz LPO clock is available only for the PMU sequencer. This condition is necessary to allow the PMU sequencer to wake up the chip and transition to Active mode. In Doze mode, the primary power consumed is due to leakage current.
- **Deep-sleep mode**—Most of the chip including both analog and digital domains and most of the regulators are powered off. Logic states in the digital core are saved and preserved into a retention memory in the always-ON domain before the digital core is powered off. Upon a wake-up event triggered by the PMU timers, an external interrupt or a host resume through the HSIC or SDIO bus, logic states in the digital core are restored to their pre-deep-sleep settings to avoid lengthy HW re-initialization.
- **Power-down mode**—The BCM43340 is effectively powered off by shutting down all internal regulators. The chip is brought out of this mode by external logic re-enabling the internal regulators.

---

## PMU Sequencing

The PMU sequencer is responsible for minimizing system power consumption. It enables and disables various system resources based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them.

Resource requests may come from several sources: clock requests from cores, the minimum resources defined in the ResourceMin register, and the resources requested by any active resource request timers. The PMU sequencer maps clock requests into a set of resources required to produce the requested clocks.

Each resource is in one of four states: enabled, disabled, transition\_on, and transition\_off and has a timer that contains 0 when the resource is enabled or disabled and a non-zero value in the transition states. The timer is loaded with the time\_on or time\_off value of the resource when the PMU determines that the resource must be enabled or disabled. That timer decrements on each 32.768 kHz PMU clock. When it reaches 0, the state changes from transition\_off to disabled or transition\_on to enabled. If the time\_on value is 0, the resource can go immediately from disabled to enabled. Similarly, a time\_off value of 0 indicates that the resource can go immediately from enabled to disabled. The terms enable sequence and disable sequence refer to either the immediate transition or the timer load-decrement sequence.

During each clock cycle, the PMU sequencer performs the following actions:

1. Computes the required resource set based on requests and the resource dependency table.
2. Decrements all timers whose values are non zero. If a timer reaches 0, the PMU clears the ResourcePending bit for the resource and inverts the ResourceState bit.
3. Compares the request with the current resource status and determines which resources must be enabled or disabled.
4. Initiates a disable sequence for each resource that is enabled, no longer being requested, and has no powered up dependents.
5. Initiates an enable sequence for each resource that is disabled, is being requested, and has all of its dependencies enabled.