

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# Single-Chip IEEE 802.11 b/g/n MAC/ Baseband/Radio with Bluetooth 4.1, an FM Receiver, and Wireless Charging

The Cypress CYW4343X is a highly integrated single-chip solution and offers the lowest RBOM in the industry for smartphones smartphones wearables, tablets, and a wide range of other portable devices. The chip includes a 2.4 GHz WLAN IEEE 802.11 b/g/n MAC/baseband/radio, Bluetooth 4.1 support, and an FM receiver. In addition, it integrates a power amplifier (PA) that meets the output power requirements of most handheld systems, a low-noise amplifier (LNA) for best-in-class receiver sensitivity, and an internal transmit/receive (iTR) RF switch, further reducing the overall solution cost and printed circuit board area.

The WLAN host interface supports gSPI and SDIO v2.0 modes, providing a raw data transfer rate up to 200 Mbps when operating in 4-bit mode at a 50 MHz bus frequency. An independent, high-speed UART is provided for the Bluetooth/FM host interface. Using advanced design techniques and process technology to reduce active and idle power, the CYW4343X is designed to address the needs of highly mobile devices that require minimal power consumption and compact size. It includes a power management unit that simplifies the system power topology and allows for operation directly from a rechargeable mobile platform battery while maximizing battery life.

The CYW4343X implements the world's most advanced Enhanced Collaborative Coexistence algorithms and hardware mechanisms, allowing for an extremely collaborative WLAN and Bluetooth coexistence.




Figure 1. CYW4343X System Block Diagram






Figure 2. CYW4343X System Block Diagram



# **Features**

## IEEE 802.11x Key Features

- Single-band 2.4 GHz IEEE 802.11b/g/n.
- Support for 2.4 GHz Cypress TurboQAM® data rates (256-QAM) and 20 MHz channel bandwidth.
- Integrated iTR switch supports a single 2.4 GHz antenna shared between WLAN and Bluetooth.
- Supports explicit IEEE 802.11n transmit beamforming
- Tx and Rx Low-density Parity Check (LDPC) support for improved range and power efficiency.
- Supports standard SDIO v2.0 and gSPI host interfaces.
- Supports Space-Time Block Coding (STBC) in the receiver.

### Bluetooth and FM Key Features

- Complies with Bluetooth Core Specification Version
   4.1 with provisions for supporting future specifications.
- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference.
- Interface support Host Controller Interface (HCI) using a high-speed UART interface and PCM for audio data.Bluetooth and FM Key Features (Continued)

#### **General Features**

- Supports a battery voltage range from 3.0V to 4.8V with an internal switching regulator.
- Programmable dynamic power management.
- 4 Kbit One-Time Programmable (OTP) memory for storing board parameters.
- Can be routed on low-cost 1 x 1 PCB stack-ups.
- 74-ball[4343W+43CS4343W1]74-ball 63-ball WLBGA package (4.87 mm × 2.87 mm, 0.4 mm pitch).
- 153-bump WLCSP package (115 μm bump diameter, 180 μm bump pitch).
- Security:
  - WPA and WPA2 (Personal) support for powerful encryption and authentication.

- Integrated ARM Cortex-M3 processor and on-chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption, while maintaining the ability to field-upgrade with future features. On-chip memory includes 512 KB SRAM and 640 KB ROM.
- OneDriver™ software architecture for easy migration from existing embedded WLAN and Bluetooth devices as well as to future devices.
- FM receiver unit supports HCI for communication.
- Low-power consumption improves battery life of handheld devices.
- FM receiver: 65 MHz to 108 MHz FM bands; supports the European Radio Data Systems (RDS) and the North American Radio Broadcast Data System (RBDS) standards.
- Supports multiple simultaneous Advanced Audio Distribution Profiles (A2DP) for stereo sound.
- Automatic frequency detection for standard crystal and TCXO values.
  - AES in WLAN hardware for faster data encryption and IEEE 802.11i compatibility.
  - Reference WLAN subsystem provides Cisco Compatible Extensions (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX 5.0).
  - □ Reference WLAN subsystem provides Wi–Fi Protected Setup (WPS).
- Worldwide regulatory support: Global products supported with worldwide homologated design.
- Multimode wireless charging support that complies with the Alliance for Wireless Power (A4WP), the Wireless Power Consortium (WPC), and the Power Matters Alliance (PMA).



# Introduction

This document provides details of the functional, operational, and electrical characteristics of the Cypress CYW4343X. It is intended for hardware design, application, and OEM engineers.

# Cypress part numbering scheme

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

Table 1. Mapping Table for Part Number between Broadcom and Cypress

Broadcom Part Number	Cypress Part Number			
BCM4343SKUBG	CYW4343SKUBG			
BCM4343WKUBG	CYW4343WKUBG			
BCM4343WKWBG	CYW4343WKWBG			
BCM4343W1KUBG	CYW4343W1KUBG			

# **IoT Resources**

Cypress provides a wealth of data at <a href="http://www.cypress.com/internet-things-iot">http://www.cypress.com/internet-things-iot</a> to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (<a href="http://community.cypress.com/">http://community.cypress.com/</a>).



# **Contents**

1.	Ove	erview	. 7
	1.1	Overview	7
	1.2	Features	9
	1.3	Standards Compliance	9
2.	Pov	ver Supplies and Power Management	11
	2.1	Power Supply Topology	. 11
	2.2	CYW4343X PMU Features	. 11
	2.3	WLAN Power Management	. 18
	2.4	PMU Sequencing	. 18
	2.5	Power-Off Shutdown	. 19
	2.6	Power-Up/Power-Down/Reset Circuits	. 19
	2.7	Wireless Charging	
3.	Fre	quency References	22
	3.1	Crystal Interface and Clock Generation	22
	3.2	TCXO	. 22
	3.3	External 32.768 kHz Low-Power Oscillator	23
4.	WL	AN System Interfaces	25
	4.1	SDIO v2.0	25
		4.1.1 SDIO Pin Descriptions	25
	4.2	Generic SPI Mode	26
	4.3	SPI Protocol	
		4.3.1 Command Structure	
		I.3.1.1.Write I.3.1.2.Write/Read	
		I.3.1.3.Read	
		4.3.2 Status	
	4.4	gSPI Host-Device Handshake	. 31
		4.4.1 Boot-Up Sequence	32
5.	Wir	eless LAN MAC and PHY	35
	5.1	MAC Features	
	_	5.1.1 MAC Description	
		5.1.1.1.PSM 5.1.1.2.WEP	
		5.1.1.3.TXE	
		5.1.1.4.RXE	
		5.1.1.5.IFS	-
		5.1.1.6.TSF 5.1.1.7.NAV	
		5.1.1.8.MAC-PHY Interface	
	5.2		
		5.2.1 PHY Features	
6.	WL	AN Radio Subsystem	39
	6.1	Receive Path	. 39
	6.2	Transmit Path	40
	6.3	Calibration	40

7.	Blue	etooth	+ FM Subsystem Overview	40
	7.1	Featur	es	40
	7.2	Blueto	oth Radio	41
		7.2.1	Transmit	
		7.2.2	Digital Modulator	41
		7.2.3	Digital Demodulator and Bit	
		704	Synchronizer	
		7.2.4 7.2.5	Power Amplifier	
		7.2.6	Digital Demodulator and Bit	42
		7.2.0	Synchronizer	42
		7.2.7	Receiver Signal Strength Indicator	
		7.2.8	Local Oscillator Generation	
		7.2.9	Calibration	42
8.	Blue	etooth	Baseband Core	43
	8.1	Blueto	oth 4.1 Features	43
	8.2	Link C	ontrol Layer	43
	8.3	Test M	lode Support	43
	8.4	Blueto	oth Power Management Unit	
		8.4.1	RF Power Management	
		8.4.2		
	8.5		Power Management	
		8.5.1	3 - 3	
		8.5.2	Wideband Speech	
	8.6		t Loss Concealment	
		8.6.1 8.6.2	Codec Encoding Multiple Simultaneous A2DP	47
		0.0.2	Audio Streams	47
		8.6.3	FM Over Bluetooth	
	8.7		ve Frequency Hopping	
	8.8		ced Bluetooth/WLAN Coexistence	
	8.9		connection (Interlaced Page and	
	0.0		Scans)	47
9.	Mic	roproc	essor and Memory Unit for Blueto	oth
4	8	_	-	
	9.1	RAM,	ROM, and Patch Memory	48
	9.2	Reset		48
10	.Blue	etooth	Peripheral Transport Unit	48
			nterface	
			Slot Mapping	
			Frame Synchronization	
			Data Formatting	
			Wideband Speech Support	49
		10.1.5	Multiplexed Bluetooth and FM	40
		10 1 6	over PCMPCM Interface Timing	
	1		Short Frame Sync, Master Mode	
			Short Frame Sync, Slave Mode	
			Long Frame Sync, Master Mode	



10.1.6.4.Long Frame Sync, Slave Mode	53	15. DC Characteristics	91
10.2 UART Interface	53	15.1 Absolute Maximum Ratings	91
10.3 I <sup>2</sup> S Interface		15.2 Environmental Ratings	91
10.3.1 I <sup>2</sup> S Timing	55	15.3 Electrostatic Discharge Specifications	91
11.FM Receiver Subsystem	57	15.4 Recommended Operating Conditions and	
11.1 FM Radio	57	DC Characteristics	92
11.2 Digital FM Audio Interfaces		16.WLAN RF Specifications	93
11.3 Analog FM Audio Interfaces	57	16.1 2.4 GHz Band General RF Specifications	93
11.4 FM Over Bluetooth	57	16.2 WLAN 2.4 GHz Receiver Performance	
11.5 eSCO	57	Specifications	93
11.6 Wideband Speech Link	57	16.3 WLAN 2.4 GHz Transmitter Performance	
11.7 A2DP	58	Specifications	
11.8 Autotune and Search Algorithms	58	16.4 General Spurious Emissions Specifications	97
11.9 Audio Features	58	17. Bluetooth RF Specifications	98
11.10RDS/RBDS	60	18.FM Receiver Specifications	. 104
12.CPU and Global Functions	61	19.Internal Regulator Electrical	
12.1 WLAN CPU and Memory Subsystem		Specifications	. 108
12.2 One-Time Programmable Memory		19.1 Core Buck Switching Regulator	
12.3 GPIO Interface		19.2 3.3V LDO (LDO3P3)	
12.4 External Coexistence Interface	61	19.3 CLDO	
12.4.1 2-Wire Coexistence	61	19.4 LNLDO	
12.4.2 3-Wire and 4-Wire Coexistence	60	20. System Power Consumption	
Interfaces12.5 JTAG Interface		20.1 WLAN Current Consumption	
12.6 UART Interface		20.1.1 2.4 GHz Mode	
		20.2 Bluetooth and FM Current Consumption	
13.WLAN Software Architecture		21.Interface Timing and AC Characteristics	
13.1 Host Software Architecture		_	
13.2 Device Software Architecture		21.1 SDIO Default Mode Timing	
13.3 Remote Downloader		5 .	
13.4 Wireless Configuration Utility	64	21.3 gSPI Signal Timing 21.4 JTAG Timing	
14. Pinout and Signal Descriptions	65		
14.1 Ball Map	65	22. Power-Up Sequence and Timing	. 117
14.2 WLBGA Ball List in Ball Number Order with X-Y Coordinates	67	22.1 Sequencing of Reset and Regulator Control Signals	
14.3 WLBGA Ball List in Ball Number Order with X-Y Coordinates	70	22.1.1 Description of Control Signals	
14.4 WLCSP Bump List in Bump Order with	70	23. Package Information	. 119
X-Y Coordinates	71	23.1 Package Thermal Characteristics	
14.5 WLBGA Ball List Ordered By Ball Name	76	23.1.1 Junction Temperature Estimation and	
14.6 WLBGA Ball List Ordered By Ball Name	77	PSI Versus Theta <sub>jc</sub>	119
14.7 WLCSP Bump List Ordered By Name		24. Mechanical Information	. 120
14.8 Signal Descriptions		25. Ordering Information	. 126
14.9 WLAN GPIO Signals and Strapping Options		Document History Page	
14.10Chip Debug Options		Sales, Solutions, and Legal Information	
14.11I/O States	88	,	



## 1. Overview

#### 1.1 Overview

The Cypress CYW4343X provides the highest level of integration for a mobile or handheld wireless system, with integrated IEEE 802.11 b/g/n. It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. The CYW4343X is designed to address the needs of highly mobile devices that require minimal power consumption and reliable operation.

Figure 3 on page 7 Figure 4 on page 8 Figure 3 on page 7 shows the interconnection of all the major physical blocks in the CYW4343X and their associated external interfaces, which are described in greater detail in subsequent sections.





Figure 3. CYW4343X Block Diagram

Document No. 002-14797 Rev. \*H Page 7 of 128



Figure 4. CYW4343X Block Diagram



Document No. 002-14797 Rev. \*H Page 8 of 128



### 1.2 Features

The CYW4343X supports the following WLAN, Bluetooth, and FM features:

- IEEE 802.11b/g/n single-band radio with an internal power amplifier, LNA, and T/R switch
- Bluetooth v4.1 with integrated Class 1 PA
- Concurrent Bluetooth, FM (RX) RDS/RBDS, and WLAN operation
- On-chip WLAN driver execution capable of supporting IEEE 802.11 functionality
- Simultaneous BT/WLAN reception with a single antenna
- WLAN host interface options:
  - □ SDIO v2.0, including default and high-speed timing.
  - □ gSPI—up to a 50 MHz clock rate
- BT UART (up to 4 Mbps) host digital interface that can be used concurrently with the above WLAN host interfaces.
- ECI—enhanced coexistence support, which coordinates BT SCO transmissions around WLAN receptions.
- I<sup>2</sup>S/PCM for FM/BT audio, HCI for FM block control
- HCI high-speed UART (H4 and H5) transport support
- Wideband speech support (16 bits, 16 kHz sampling PCM, through I<sup>2</sup>S and PCM interfaces)
- Bluetooth SmartAudio<sup>®</sup> technology improves voice and music quality to headsets.
- Bluetooth low power inquiry and page scan
- Bluetooth Low Energy (BLE) support
- Bluetooth Packet Loss Concealment (PLC)
- FM advanced internal antenna support
- FM auto searching/tuning functions
- FM multiple audio routing options: I<sup>2</sup>S, PCM, eSCO, and A2DP
- FM mono-stereo blending and switching, and soft mute support
- FM audio pause detection support
- Multiple simultaneous A2DP audio streams
- FM over Bluetooth operation and on-chip stereo headset emulation

## 1.3 Standards Compliance

The CYW4343X supports the following standards:

- Bluetooth 2.1 + EDR
- Bluetooth 3.0
- Bluetooth 4.1 (Bluetooth Low Energy)
- 65 MHz to 108 MHz FM bands (US, Europe, and Japan)
- IEEE 802.11n—Handheld Device Class (Section 11)
- IEEE 802.11b
- IEEE 802.11g
- IEEE 802.11d
- IEEE 802.11h
- IEEE 802.11i

The CYW4343X will support the following future drafts/standards:

- IEEE 802.11r Fast Roaming (between APs)
- IEEE 802.11k Resource Management
- IEEE 802.11w Secure Management Frames
- IEEE 802.11 Extensions:
- IEEE 802.11e QoS Enhancements (as per the WMM<sup>®</sup> specification is already supported)
- IEEE 802.11i MAC Enhancements
- IEEE 802.11r Fast Roaming Support
- IEEE 802.11k Radio Resource Measurement



The CYW4343X supports the following security features and proprietary protocols:

- Security:
  - □ WEP
  - □ WPA<sup>™</sup> Personal
  - □ WPA2<sup>™</sup> Personal
  - □ WMM
  - □ WMM-PS (U-APSD)
  - □ WMM-SA
  - □ WAPI
  - □ AES (Hardware Accelerator)
  - ☐ TKIP (host-computed)
  - □ CKIP (SW Support)
- Proprietary Protocols:
  - □ CCXv2
  - □ CCXv3
  - □ CCXv4
  - □ CCXv5
- IEEE 802.15.2 Coexistence Compliance on silicon solution compliant with IEEE 3-wire requirements.



# 2. Power Supplies and Power Management

# 2.1 Power Supply Topology

One Buck regulator, multiple LDO regulators, and a power management unit (PMU) are integrated into the CYW4343X. All regulators are programmable via the PMU. These blocks simplify power supply design for Bluetooth, WLAN, and FM functions in embedded designs.

A single VBAT (3.0V to 4.8V DC maximum) and VDDIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided by the regulators in the CYW4343X.

Two control signals, BT\_REG\_ON and WL\_REG\_ON, are used to power up the regulators and take the respective circuit blocks out of reset. The CBUCK CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when both BT\_REG\_ON and WL\_REG\_ON are deasserted. The CLDO and LNLDO can be turned on and off based on the dynamic demands of the digital baseband.

The CYW4343X allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNLDO regulators. When in this state, LPLDO1 provides the CYW4343X with all required voltage, further reducing leakage currents. **Note:** VBAT should be connected to the LDO VDDBAT5V and SR VDDBAT5V pins of the device.

Note: VDDIO should be connected to the SYS\_VDDIO and WCC\_VDDIO pins WCC\_VDDIO pin of the device.

#### 2.2 CYW4343X PMU Features


The PMU supports the following:

- VBAT to 1.35Vout (170 mA nominal, 370 mA maximum) Core-Buck (CBUCK) switching regulator
- VBAT to 3.3Vout (250 mA nominal, 450 mA maximum 800 mA peak maximum) LDO3P3
- 1.35V to 1.2Vout (100 mA nominal, 150 mA maximum) LNLDO
- 1.35V to 1.2Vout (80 mA nominal, 200 mA maximum) CLDO with bypass mode for deep sleep
- Additional internal LDOs (not externally accessible)
- PMU internal timer auto-calibration by the crystal clock for precise wake-up timing from extremely low power-consumption mode.
- PMU input supplies automatic sensing and fast switching to support A4WP operations.

Figure 5 on page 12 Figure 6 on page 13 Figure 7 on page 14 and Figure 8 on page 15 Figure 9 on page 16 Figure 10 on page 17 show the typical power topology of the CYW4343X.




Figure 5. Typical Power Topology (1 of 2)(4343S)



Document No. 002-14797 Rev. \*H Page 12 of 128




Figure 6. Typical Power Topology (1 of 2)(4343W+43CS4343W1)



Document No. 002-14797 Rev. \*H Page 13 of 128




Figure 7. Typical Power Topology (1 of 2)



Document No. 002-14797 Rev. \*H Page 14 of 128




Figure 8. Typical Power Topology (2 of 2)(4343S)



Document No. 002-14797 Rev. \*H Page 15 of 128




Figure 9. Typical Power Topology (2 of 2)(4343W+43CS4343W1)



Document No. 002-14797 Rev. \*H Page 16 of 128



Figure 10. Typical Power Topology (2 of 2)



Document No. 002-14797 Rev. \*H Page 17 of 128



## 2.3 WLAN Power Management

The CYW4343X has been designed with the stringent power consumption requirements of mobile devices in mind. All areas of the chip design are optimized to minimize power consumption. Silicon processes and cell libraries were chosen to reduce leakage current and supply voltages. Additionally, the CYW4343X integrated RAM is a high volatile memory with dynamic clock control. The dominant supply current consumed by the RAM is leakage current only. Additionally, the CYW4343X includes an advanced WLAN power management unit (PMU) sequencer. The PMU sequencer provides significant power savings by putting the CYW4343X into various power management states appropriate to the operating environment and the activities that are being performed. The power management unit enables and disables internal regulators, switches, and other blocks based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them. Power-up sequences are fully programmable. Configurable, free-running counters (running at the 32.768 kHz LPO clock) in the PMU sequencer are used to turn on/turn off individual regulators and power switches. Clock speeds are dynamically changed (or gated altogether) for the current mode. Slower clock speeds are used wherever possible.

The CYW4343X WLAN power states are described as follows:

- Active mode—All WLAN blocks in the CYW4343X are powered up and fully functional with active carrier sensing and frame transmission and receiving. All required regulators are enabled and put in the most efficient mode based on the load current. Clock speeds are dynamically adjusted by the PMU sequencer.
- Doze mode—The radio, analog domains, and most of the linear regulators are powered down. The rest of the CYW4343X remains powered up in an IDLE state. All main clocks (PLL, crystal oscillator) are shut down to reduce active power to the minimum. The 32.768 kHz LPO clock is available only for the PMU sequencer. This condition is necessary to allow the PMU sequencer to wake up the chip and transition to Active mode. In Doze mode, the primary power consumed is due to leakage current.
- Deep-sleep mode—Most of the chip, including analog and digital domains, and most of the regulators are powered off. Logic states in the digital core are saved and preserved to retention memory in the always-on domain before the digital core is powered off. To avoid lengthy hardware reinitialization, the logic states in the digital core are restored to their pre-deep-sleep settings when a wake-up event is triggered by an external interrupt, a host resume through the SDIO bus, or by the PMU timers.
- Power-down mode—The CYW4343X is effectively powered off by shutting down all internal regulators. The chip is brought out of this mode by external logic re-enabling the internal regulators.

## 2.4 PMU Sequencing

The PMU sequencer is used to minimize system power consumption. It enables and disables various system resources based on a computation of required resources and a table that describes the relationship between resources and the time required to enable and disable them.

Resource requests can derive from several sources: clock requests from cores, the minimum resources defined in the *ResourceMin* register, and the resources requested by any active resource request timers. The PMU sequencer maps clock requests into a set of resources required to produce the requested clocks.

Each resource is in one of the following four states:

- enabled
- disabled
- transition\_on
- transition off

The timer value is 0 when the resource is enabled or disabled and nonzero during state transition. The timer is loaded with the time\_on or time\_off value of the resource when the PMU determines that the resource must be enabled or disabled. That timer decrements on each 32.768 kHz PMU clock. When it reaches 0, the state changes from transition\_off to disabled or transition\_on to enabled. If the time\_on value is 0, the resource can transition immediately from disabled to enabled. Similarly, a time\_off value of 0 indicates that the resource can transition immediately from enabled to disabled. The terms *enable sequence* and *disable sequence* refer to either the immediate transition or the timer load-decrement sequence.

During each clock cycle, the PMU sequencer performs the following actions:

- Computes the required resource set based on requests and the resource dependency table.
- Decrements all timers whose values are nonzero. If a timer reaches 0, the PMU clears the ResourcePending bit for the resource and inverts the ResourceState bit.
- Compares the request with the current resource status and determines which resources must be enabled or disabled.
- Initiates a disable sequence for each resource that is enabled, no longer being requested, and has no powered-up dependents.



Initiates an enable sequence for each resource that is disabled, is being requested, and has all of its dependencies enabled.

## 2.5 Power-Off Shutdown

The CYW4343X provides a low-power shutdown feature that allows the device to be turned off while the host, and any other devices in the system, remain operational. When the CYW4343X is not needed in the system, VDDIO\_RF and VDDC are shut down while VDDIO remains powered. This allows the CYW4343X to be effectively off while keeping the I/O pins powered so that they do not draw extra current from any other devices connected to the I/O.

During a low-power shutdown state, provided VDDIO remains applied to the CYW4343X, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system, and enables the CYW4343X to be fully integrated in an embedded device and to take full advantage of the lowest power-savings modes.

When the CYW4343X is powered on from this state, it is the same as a normal power-up, and the device does not retain any information about its state from before it was powered down.

## 2.6 Power-Up/Power-Down/Reset Circuits

The CYW4343X has two signals (see Table 2) that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption. For timing diagrams of these signals and the required power-up sequences, see Section 22.: "Power-Up Sequence and Timing," on page 116.

Table 2. Power-Up/Power-Down/Reset Control Signals

Signal	Description
	This signal is used by the PMU (with BT_REG_ON) to power-up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW4343X regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.
	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal CYW4343X regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.

### 2.7 Wireless Charging

The CYW4343X, when paired with a Broadcom BCM5935X wireless power transfer (WPT) front-end device, complies with the following three wireless charging standards:

- Alliance for Wireless Power (A4WP)
- Wireless Power Consortium (WPC)
- Power Matters Alliance (PMA)

To support the WPC and PMA standards, control-plane signaling is accomplished using in-band signaling between the BCM5935X WPT front-end device (located in the power receiving entity) and the power transmitting wireless charger.


To support the A4WP standard, energy is transferred from a Power Transmitting Unit (PTU) to a Power Receiving Unit (PRU). The energy transferred charges the PRU battery. Bidirectional communication between the PTU and PRU is accomplished using Bluetooth Low Energy (BLE), where the PTU is a BLE client and the PRU is a BLE server. Using a BLE link, the PRU sends performance data to the PTU so that it can adapt its power output to meet the needs of the PRU.

The most common use for wireless charging is to charge a mobile device battery.

Figure 11 shows a simple block diagram of a system that supports the A4WP standard.



Figure 11. A4WP System Block Diagram



Note: A single PTU can be used to charge multiple devices.

Figure 12 shows an example of the magnetic coupling between a single PTU and one or more PRUs.

Power Transmitting Unit

TX

TX

RX2

RX3

Figure 12. Magnetic Coupling for Wireless Charging

Figure 13 shows an example A4WP-compliant wireless charging implementation.






Figure 13. An Example Multimode Wireless Charging Implementation

Figure 14 shows the signal interface between a CYW4343X and a CYW59350.




Figure 14. CYW4343X Interface to a BCM59350



# 3. Frequency References

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. No software settings are required to differentiate between the two. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

## 3.1 Crystal Interface and Clock Generation

The CYW4343X can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator, including all external components, is shown in Figure 15. Consult the reference schematics for the latest configuration.

C

12 – 27 pF

WLRF\_XTAL\_XOP

WLRF\_XTAL\_XON

12 – 27 pF

Note: Resistor value determined by crystal drive level. See reference schematics for details.

Figure 15. Recommended Oscillator Configuration

The CYW4343X uses a fractional-N synthesizer to generate the radio frequencies, clocks, and data/packet timing so that it can operate using numerous frequency references. The frequency reference can be an external source such as a TCXO or a crystal interfaced directly to the CYW4343X.

The default frequency reference setting is a 37.4 MHz crystal or TCXO. The signal requirements and characteristics for the crystal interface are shown in Table 3 on page 23.

**Note:** Although the fractional-N synthesizer can support many reference frequencies, frequencies other than the default require support to be added in the driver, plus additional extensive system testing. Contact Broadcom for further details.

### **3.2 TCXO**

As an alternative to a crystal, an external precision TCXO can be used as the frequency reference, provided that it meets the phase noise requirements listed in Table 3 on page 23.

If the TCXO is dedicated to driving the CYW4343X, it should be connected to the WLRF\_XTAL\_XOP pin through an external capacitor with value ranges from 200 pF to 1000 pF as shown in Figure 16.



Figure 16. Recommended Circuit to Use with an External Dedicated TCXO




Table 3. Crystal Oscillator and External Clock Requirements and Performance

		Crystal			External Frequency Reference			
Parameter	Conditions/Notes	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Frequency	-	_	37.4 <sup>a</sup>	_	-	_	_	MHz
Crystal load capacitance	-	_	12	_	_	_	_	pF
ESR	_	_	_	60	_	_	_	Ω
Drive level	External crystal must be able to tolerate this drive level.	200	_	_	-	-	-	μW
Input Impedance	Resistive	_	_	_	10k	100k	_	Ω
(WLRF_XTAL_XOP)	Capacitive	_	_	_	_	_	7	pF
WLRF_XTAL_XOP input voltage	AC-coupled analog signal	_	_	_	400 <sup>b</sup>	-	1260	mV <sub>p-p</sub>
WLRF_XTAL_XOP input low level	L_XOP input DC-coupled digital signal		_	_	0	-	0.2	V
WLRF_XTAL_XOP input high level	DC-coupled digital signal	-	-	_	1.0	-	1.26	V
Frequency tolerance Initial + over temperature	-	-20	-	20	-20	-	20	ppm
Duty cycle	37.4 MHz clock	_	_	_	40	50	60	%
Phase Noise <sup>c, d, e</sup>	37.4 MHz clock at 10 kHz offset	-	-	_	_	_	-129	dBc/Hz
(IEEE 802.11 b/g)	37.4 MHz clock at 100 kHz offset	_	_	_	_	_	-136	dBc/Hz
Phase Noise <sup>c, d, e</sup>	37.4 MHz clock at 10 kHz offset	_	_	_	_	_	-134	dBc/Hz
(IEEE 802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz offset	-	-	_	_	_	-141	dBc/Hz
Phase Noise <sup>c, d, e</sup>	37.4 MHz clock at 10 kHz offset	_	_	_	_	_	-140	dBc/Hz
(256-QAM)	37.4 MHz clock at 100 kHz offset	-	-	_	_	_	-147	dBc/Hz

a. The frequency step size is approximately 80 Hz. The CYW4343X does not auto-detect the reference clock frequency; the frequency is specified in the software and/or NVRAM file.

## 3.3 External 32.768 kHz Low-Power Oscillator

The CYW4343X uses a secondary low-frequency sleep clock for low-power mode timing. Either the internal low-precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake up earlier to avoid missing beacons.

b. To use 256-QAM, a 800 mV minimum voltage is required.

c. For a clock reference other than  $37.4 \, \text{MHz}$ ,  $20 \times \log 10 (f/37.4) \, \text{dB}$  should be added to the limits, where f = the reference clock frequency in MHz.

d. Phase noise is assumed flat above 100 kHz.

e. The CYW4343X supports a 26 MHz reference clock sharing option. See the phase noise requirement in the table.



Whenever possible, the preferred approach is to use a precision external 32.768 kHz clock that meets the requirements listed in Table 4 on page 24.

**Note:** The CYW4343X will auto-detect the LPO clock. If it senses a clock on the EXT\_SLEEP\_CLK pin, it will use that clock. If it doesn't sense a clock, it will use its own internal LPO.

- To use the internal LPO: Tie EXT\_SLEEP\_CLK to ground. Do not leave this pin floating.
- To use an external LPO: Connect the external 32.768 kHz clock to EXT\_SLEEP\_CLK.

Table 4. External 32.768 kHz Sleep-Clock Specifications

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±200	ppm
Duty cycle	30–70	%
Input signal amplitude	200–3300	mV, p-p
Signal type	Square wave or sine wave	-
Input impedance <sup>a</sup>	>100	kΩ
	<5	pF
Clock jitter	<10,000	ppm

a. When power is applied or switched off.



# 4. WLAN System Interfaces

### 4.1 SDIO v2.0

The CYW4343X WLAN section supports SDIO version 2.0. for both 1-bit (25 Mbps) and 4-bit modes (100 Mbps), as well as high speed 4-bit mode (50 MHz clocks—200 Mbps). It has the ability to map the interrupt signal on a GPIO pin. This out-of-band interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force control of the gated clocks from within the WLAN chip is also provided.

SDIO mode is enabled using the strapping option pins. See Table 24 on page 86 for details.

Three functions are supported:

- Function 0 standard SDIO function. The maximum block size is 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. The maximum block size is 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. The maximum block size is 512 bytes.

# 4.1.1 SDIO Pin Descriptions

**Table 5. SDIO Pin Descriptions** 

	SD 4-Bit Mode		SD 1-Bit Mode		gSPI Mode
DATA0	Data line 0	DATA	Data line	DO	Data output
DATA1	Data line 1 or Interrupt	IRQ	Interrupt	IRQ	Interrupt
DATA2	Data line 2	NC	Not used	NC	Not used
DATA3	Data line 3	NC	Not used	CS	Card select
CLK	Clock	CLK	Clock	SCLK	Clock
CMD	Command line	CMD	Command line	DI	Data input

Figure 17. Signal Connections to SDIO Host (SD 4-Bit Mode)




Figure 18. Signal Connections to SDIO Host (SD 1-Bit Mode)

