# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## CYWB0163BB/CYWB0164BB

## West Bridge<sup>®</sup> Bay<sup>™</sup> USB and Mass Storage Controller

## Features

- Best-in-class sideloading performance (>30 MBps) based on Cypress's proprietary SLIM<sup>®</sup> II technology, enabling direct path from Hi-Speed USB 2.0 to mass storage devices
- USB-IF compliance certified
  - USB 2.0 peripheral
  - □ High-Speed On-The-Go (HS-OTG) 2.0 host negotiation protocol (HNP) and session request protocol (SRP)
  - Thirty-two endpoints
  - Integrated USB 2.0 transceivers
  - □ EZ-Dtect<sup>™</sup> USB charger detection 1.1
  - Accessory charger adaptor (ACA)
  - □ Integrated Hi-Speed USB 2.0 switch<sup>[1]</sup>
  - Carkit Pass-Through UART functionality on USB
- Mass storage support □ SD 3.0 (SDXC) UHS-1
  - □ eMMC 4.4
- System I/O expansion with two secure digital I/O (SDIO) ports
- Native mass storage class (MSC), human interface device (HID), full, and Turbo-MTP™ support
- Flexible host processor interface
  - Asynchronous non-multiplexed SRAM
  - Synchronous and asynchronous address/data multiplexed SRAM
  - Multimedia card (MMC) slave with eMMC 4.3/4.4 pass-through boot
  - Direct memory access (DMA) slave support over processor interfaces

- Ultra low-power in core power-down mode Less than 60 µA with V<sub>BATT</sub> on and 20 µA with V<sub>BATT</sub> off
- Independent and flexible power domains
- Flexible serial peripheral interfaces (SPIs)
- I<sup>2</sup>C master controller at 1 MHz
- I<sup>2</sup>S master (transmitter only) with sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz
- UART at 4 Mbps
- SPI master at 33 MHz
- Selectable clocking frequencies
  - 19.2-, 26-, 38.4-, and 52-MHz clock input
  - □ 19.2-MHz crystal input
  - 32-kHz low-power clock for watchdog timer
- Package options:
  - 5.099 mm × 4.695 mm × 0.55 mm, with 0.4 mm pitch small footprint wafer-level chip scale package (WLCSP) 10 × 10 mm, 0.8-mm pitch ball grid array (BGA) package
- Pin compatible with West Bridge<sup>®</sup> Benicia<sup>™</sup> enabling easy migration to USB 3.0

## Applications

- Mobile phones
- Portable media players
- Portable navigation devices
- Personal digital assistant devices
- Digital still/video cameras

Note

1. Available only with the WLCSP package.

Cypress Semiconductor Corporation Document Number: 001-45550 Rev. \*J

198 Champion Court San Jose, CA 95134-1709

408-943-2600



## Logic Block Diagram





## Contents

4
4
4
8
8
10
11
11
11
11
11
12
12
13
15
15
15
16
26
26
26
28
28
31

Low Performance Peripherals Timing	. 38
SPI Timing Specification	41
Reset Sequence	. 42
Package Diagram	. 44
Ordering Information	. 46
Ordering Code Definitions	. 46
Acronyms	. 47
Document Conventions	. 47
Units of Measure	47
Errata	. 48
Part Numbers Affected	48
Bay and Benicia, USB and	
Mass Storage Peripheral Controller Qualification Status	. 48
Bay and Benicia, USB and	
Mass Storage Peripheral Controller Errata Summary	. 48
Document History Page	. 50
Sales, Solutions, and Legal Information	. 52
Worldwide Sales and Design Support	. 52
Products	. 52
PSoC® Solutions	. 52
Cypress Developer Community	. 52
Technical Support	. 52



## **Functional Overview**

West Bridge Bay™ is a Hi-Speed USB 2.0 West Bridge peripheral controller optimized for all sideloading and streaming applications. It supports the latest removable and embedded mass-storage devices. The SLIM II architecture, supervised by the ARM9 CPU core, enables simultaneous accesses among all the functional Bay ports without affecting the performance of each independent data path. The functional ports are as follows:

- USB port (U-Port) supporting USB 2.0 peripheral and USB 2.0 OTG host
- Mass storage port (S-Port) supporting two independent mass storage devices
- Processor port (P-Port) connecting to a host processor
- Low-performance peripheral port (LPP-Port) providing additional serial interfaces

Bay offers the following advantages:

- USB host (that is, PC) accessing mass storage attached to Bay (U-Port ↔ S-Port access) in a sideloading application. Bay acts as a USB 2.0 peripheral
- USB host exchanging data with the P-Port host processor (P-Port ↔ U-Port access) in a video streaming or tethered modem application. Bay acts as a USB 2.0 peripheral
- P-Port host processor accessing mass storage or I/O devices attached to Bay (P-Port ↔ S-Port access). Bay acts as a mass storage bridge
- P-Port host processor connecting to mass storage or HID attached to Bay's USB port (P-Port ↔ U-Port access). Bay acts as a USB 2.0 OTG host

Each of these access paths can operate independently or simultaneously in an interleaved manner. Bay also supports the USB composite device driver, enabling simultaneous enumeration of multiple independent USB device classes.

## Interface Description

#### USB Interface (U-Port)

Bay supports USB peripheral functionality compliant with the USB 2.0 Specification.

- Bay is compliant with the USB OTG supplement revision 2.0. It supports high-speed, full-speed, and low-speed OTG dual-role device capability. As a peripheral, it is capable of high-speed and full-speed.As a host, it is capable of high-speed, full-speed, and low-speed
- Bay supports the Carkit Pass-Through UART functionality on USB D+/D- lines based on the CEA-936A specification

Bay supports up to 32 endpoints with fully configurable buffer sizes.

As a USB peripheral, Bay natively supports MSC and Media Transfer Protocol (MTP) USB peripheral classes. All other device classes are supported in pass-through mode. The external host processor, connected to the P-Port, handles enumeration.

As a USB OTG host, Bay natively supports MSC and HID device classes. All other device classes can be supported with custom firmware. Contact Cypress applications support for details.

When the USB port is not in use, the PHY and transceiver may be disabled for power savings.

The Cypress Vendor ID 0X04B4 is the default VID used for enumeration. This may be changed through firmware.

#### Figure 1. U-Port Interface Signals



#### USB Switch

Bay integrates a high-speed USB 2.0 switch that allows a single USB connector to be shared with another device. The firmware can enable or disable this switch. When the switch is enabled, the USB D+/D– are connected to an external high-speed USB 2.0 PHY. After power-on-reset (POR) in the normal mode of operation, the USB switch is enabled by default. Note that this USB switch is only available with the WLCSP package, not with the BGA package.

#### Carkit UART Mode

The U-Port supports the Carkit UART mode (UART over D+/D–) for non-USB serial data transfer. This complies with the CEA-936A specification.

In the Carkit UART mode, the output signaling voltage is 3.3 V. The TXD of UART (output) is mapped to the D– line and the RXD of UART (input) is mapped to the D+ line.

Bay disables the USB transceiver and the D+ and D– pins function as pass-through pins to connect to the host processor UART. When the P-Port is configured to be in the asynchronous ADMux and PMMC modes, the Carkit UART signals are routed to the P-Port. In the asynchronous SRAM and synchronous ADMux modes, the Carkit UART signals are routed to S1-Port GPIOs as shown in Figure 2. Bay supports a baud rate of up to 9600 bps in this mode.



#### Figure 2. Carkit UART Pass-Through Block Diagram



#### EZ-Dtect

Bay supports USB the charger and accessory detection mechanism (EZ-Dtect). The charger detection mechanism complies with the battery-charging specification, revision 1.1. Bay also provides hardware support to detect the resistance values on the ID pin. The Bay device detects the following resistance ranges:

- Less than 10 Ω
- Less than 1 kΩ
- 65 kΩ to 72 kΩ
- 35 kΩ to 39 kΩ
- 99.96 kΩ to 104.4 kΩ (102 kΩ ± 2%)
- 119 kΩ to 132 kΩ
- Higher than 220 kΩ
- 431.2 kΩ to 448.8 kΩ (440 kΩ ± 2%)

Bay's EZ-Dtect feature can identify a dedicated wall charger, host/hub charger, and host/hub.

Figure 3 shows the flowchart of the charger detection procedure that Bay uses. Table 1 on page 7 shows the messages that Bay may communicate over  $I^2C$  to an external PMIC or processor.





#### Figure 3. Charger Detection Procedure



#### Table 1. Charger Detect Messages

I <sup>2</sup> C to PMIC or External Processor	Description
Message 1	Fail negotiation
Message 2	100 mA available – Host only
Message 3	500 mA available – Host only
Message 4	1.8 A available – Wall charger
Message 5	1.5 A available – Host/hub charger in FS mode
Message 6	900 mA available – Host/hub charger in HS mode
Message 7	1.5 A available – Host/hub charger
Note: Other messages can be customized in firm	nware.

#### VBUS Overvoltage Protection

Bay can withstand up to 6 V on the VBUS pin. In various failure scenarios, a charger may supply up to 12 V on VBUS. In this case, an external overvoltage protection (OVP) device prevents the failing charger from causing damage to the Bay device. Figure 4 shows the system application diagram with an OVP device connected to VBUS. Bay is able to draw power from either the VBATT or VBUS voltage sources. Therefore, it is also possible to leave VBUS unconnected in the system and solely use VBATT as the power source. VBATT can be connected to the system battery or a stable 3.2–6-V voltage rail from the PMIC. In this case, Bay does not perform the charger detection function and this function is supported by the external PMIC. Refer to the DC Specifications for the operating range of VBUS and VBATT.

#### Figure 4. System Diagram with OVP Device For VBUS



#### On-The-Go (OTG)

The West Bridge Bay OTG performs the following functions:

- Complies with OTG revision 2.0 specification
- Supports both A and B device modes and supports control, interrupt, bulk, and isochronous data transfers
- Requires an external charge pump (either standalone or integrated with a PMIC) to power VBUS in OTG A-device mode
- The target peripheral list for OTG host implementation consists of MSC- and HID-class devices. Other devices may be supported with custom firmware. Contact Cypress Applications Support for details
- Bay does not support the attach detection protocol (ADP)

#### OTG Connectivity

In the OTG mode, Bay can be configured to be an A-, B-, or dual-role device. It can connect to the following:

- Targeted USB peripheral
- SRP-capable USB peripheral
- HNP-capable USB peripheral
- OTG host
- HNP-capable host
- OTG device
- The Bay device supports ACA.



#### Storage Port (S-Port)

Bay has two independent storage ports (S0-Port and S1-Port). Both storage ports comply with the following specifications:

- MMC system specification, MMCA Technical Committee, Version 4.4
- SD specification, Version 3.0
- SDIO host controller compliant with SDIO specification version 2.00 (Jan.30, 2007)

The following sections list the features that both the storage ports support.

#### SD/MMC Clock Stop

Bay supports the stop clock feature that saves power if the internal buffer becomes full, when receiving data from the SD/MMC/SDIO.

#### SD\_CLK Output Clock Stop

During the data transfer, the SD\_CLK clock can be enabled (on) or disabled (stopped) any time by the internal flow control mechanism.

You can dynamically configure the SD\_CLK output frequency using a clock divisor from a system clock. The clock choice for the divisor is user-configurable through a register. For example, the following frequencies may be configured:

- 400 kHz For the SD/MMC card initialization
- 20 MHz For a card with 0- to 20-MHz frequency
- 24 MHz For a card with 0- to 26-MHz frequency
- 48 MHz For a card with 0- to 52-MHz frequency (SD\_CLK supports 48-MHz frequency when the clock input to Bay is either 19.2 MHz or 38.4 MHz)
- 52 MHz For a card with 0- to 52-MHz frequency (SD\_CLK supports 52-MHz frequency when the clock input to Bay is either 26 MHz or 52 MHz)
- 100 MHz For a card with 0- to 100-MHz frequency

In the DDR mode, data is clocked on both the rising and falling edge of the SD clock. DDR clocks run up to 52 MHz.

#### Card Insertion and Removal Detection

Bay supports two-card insertion and removal detection mechanisms.

Use of SD\_D[3] data: During system design, this signal must have an external 470-kΩ pull-down resistor connected to SD\_D[3]. SD cards have an internal 10-kΩ pull-up resistor. When the card is inserted or removed from the SD/MMC connector, the voltage level at the SD\_D[3] pin changes and triggers an interrupt to the CPU. The older generations of MMC cards do not support this card detection mechanism. Use of S0/S1\_INS pin: Some SD/MMC connectors facilitate a micro switch for card insertion or removal of detection. This micro switch can be connected to S0/S1\_INS. When the card is inserted or removed from the SD/MMC connector, it turns the micro switch on and off. This causes a voltage-level change at the pin that triggers the interrupt to the CPU. The card-detect micro switch polarity is assumed to be the same as the write-protect micro switch polarity. A low indicates that the card is inserted. This S0/S1\_INS pin is shared between the two S-Ports. Register configuration determines which port gets to use this pin. This pin is mapped to the S1VDDQ power domain; if S0VDDQ and S1VDDQ are at different voltage levels, this pin cannot be used as S1\_INS.

#### Write Protection (WP)

The S0\_WP/S1\_WP (SD Write Protection) on S-Port is used to connect to the WP micro switch of the SD/MMC card connector. This pin internally connects to a CPU-accessible GPIO for the firmware to detect the SD card Write Protection.

#### SDIO Interrupt

The SDIO interrupt functionality is supported as specified in the SDIO specification version 2.00 (January 30, 2007).

#### SDIO Read-Wait Feature

Bay supports the optional read-wait and suspend-resume features as defined in the SDIO specification Version 2.00 (January 30, 2007).

#### Host Processor Interface (P-Port)

A dedicated interface enables communications with a host processor. Bay supports the following P-Port interfaces.

- 16-bit asynchronous non-multiplexed SRAM
- 16-bit asynchronous address/data multiplexed SRAM
- 32-bit synchronous address/data multiplexed SRAM
- MMC slave interface compatible with MMC system specification, MMCA Technical Committee, Version 4.2 with eMMC 4.3 and 4.4 Pass-Through boot

The following sections describe these P-Port interfaces.

#### Asynchronous SRAM

This interface consists of standard asynchronous SRAM interface signals as shown in Figure 5 on page 9. This interface is used to access the Bay device's configuration registers and buffer memory. Both single-cycle and burst accesses are supported by the asynchronous interface signals.

The most significant address bit, A[7], determines if configuration registers or buffer memory are accessed. When the configuration registers are selected by asserting the A[7] address bit, the address bus bits A[6:0] point to a configuration register. When A[7] is deasserted, the buffer memory is accessed as indicated by the P-Port DMA transfer register and the transfer size is determined by the P-Port DMA transfer size register.



Application processors, with a DMA controller that uses address auto-increment during DMA transfers, can override this by connecting any higher-order address line (such as A[15]/A[23]/A[31]) of the application processor to Bay's A[7].

In the asynchronous SRAM mode, when reading from a buffer memory, Bay supports two methods of reading out the next data from the buffer: read out on the rising edge of OE# or toggle the least significant address bit A[0].

In this mode, the P-Port interface works with a 32.5-ns minimum access cycle providing an interface data rate of up to 61.5 MB per second.

#### Figure 5. Asynchronous SRAM Interface



#### Asynchronous Address/Data Multiplexed

The physical ADMux memory interface consists of signals shown in Figure 6. This interface supports processors that implement a multiplexed address or data bus.





The Bay device's ADMux interface supports a 16-bit time multiplexed address/data SRAM bus.

For read operations, both CE# and OE# must be asserted.

For write operations, both CE# and WE# are asserted. OE# is "Don't Care" during a write operation (during both address and data phase of the write cycle). Input data is latched on the rising edge of WE# or CE#, whichever occurs first. The addresses must be latched prior to the write operation by toggling Address Valid (ADV#). The Address Valid (ADV#) must be asserted during the address phase of the write operation, as shown in Figure 15 on page 34. ADV# must be LOW during the Address phase of a read/write operation. ADV# must be HIGH during the data phase of a read/write operation, as shown in Figure 14 and Figure 15 on page 34.

#### Synchronous ADMux Interface

Bay's P-Port supports a synchronous address/data multiplexed interface. This interface operates at a frequency of up to 100 MHz and supports a 16-bit data bus.

The RDY output signal from the Bay device indicates a data valid for read transfers and is acknowledged for write transfers.

#### Figure 7. Synchronous ADMux Interface



See the synchronous ADMux interface timing diagrams for details.

#### Processor MMC (PMMC) Slave Interface

Bay supports an MMC Slave interface on the P-Port called PMMC to distinguish it from the S-Port MMC interface.

Figure 8 illustrates the signals used to connect to the host processor.

The PMMC interface's GO\_IRQ\_STATE command allows West Bridge Bay to communicate asynchronous events without requiring the INT# signal. The use of the INT# signal is optional.

#### Figure 8. PMMC Interface Configuration





The MMC slave interface features are as follows:

- Interface operations are compatible with the MMC system specification, MMCA Technical Committee, Version 4.2
- Supports booting from an eMMC device connected to the S-Port. This feature is supported for eMMC devices operating at up to 52-MHz SDR
- Supports PMMC interface voltage ranges of 1.7 V to 1.95 V and 2.7 V to 3.6 V
- Supports open drain (both drive and receive open drain signals) on the CMD pin to allow GO\_IRQ\_STATE (CMD40) for PMMC
- Interface clock frequency range: 0 to 52 MHz
- Supports 1-bit, 4-bit, or 8-bit operation modes. This configuration is determined by the MMC initialization procedure
- Bay responds to standard initialization phase commands as specified for the MMC 4.2 slave device
- PMMC mode MMC 4.2 command classes: Class 0 (Basic), Class 2 (Block read), and Class 4 (Block write), Class 9 (I/O)

Bay supports the following PMMC commands:

Class 0: Basic

CMD0, CMD1, CMD2, CMD3, CMD4, CMD6, CMD7, CMD8, CMD9, CMD10, CMD12, CMD13, CMD15, CMD19, CMD5 (wakeup support)

Class 2: Block Read

CMD16, CMD17, CMD18, CMD23

Class 4: Block Write

CMD16, CMD23, CMD24, CMD25

Class 9: I-O

CMD39, CMD40

#### **Other Interfaces**

Bay supports additional low-performance peripherals that include:

- UART
- I<sup>2</sup>C
- ∎ I<sup>2</sup>S
- SPI

The SPI, UART, and  $I^2S$  interfaces are multiplexed on the S1-Port.The WLCSP Pin List on page 16 shows the details.

#### UART Interface

The UART interface of Bay is intended for asynchronous serial communication with other UART devices.

The UART implementation supports full-duplex communication with a signaling format compatible with industry-standard UART. It includes the signals noted in Table 2.

The UART is capable of generating a range of baud rates from 300 bps to 4608 Kbps selectable by the firmware. If flow control is enabled, then Bay's UART only transmits data when the CTS input is asserted. In addition to this, Bay's UART asserts the RTS output signal, when it is ready to receive data.

#### Table 2. UART Interface Signals

Signal	Description		
TX	Output signal		
RX	Input signal		
CTS	Flow control		
RTS	Flow control		

#### I<sup>2</sup>C Interface

Bay has an  $l^2C$  interface compatible with the  $l^2C$  Bus Specification Revision 3. This  $l^2C$  interface is only capable of operating as  $l^2C$  master. Therefore, it may be used to communicate with other  $l^2C$  slave devices. For example, Bay may boot from an EEPROM connected to the  $l^2C$  interface, as a selectable boot option.

Bay's I<sup>2</sup>C master controller also supports the multi-master mode functionality.

The power supply for the  $l^2C$  interface is I2CVDDQ, which is a separate power domain from the other serial peripherals. This gives the  $l^2C$  interface the flexibility to operate at a different voltage than the other serial interfaces.

The bus frequencies supported by the  $I^2C$  controller are 100 kHz, 400 kHz, and 1 MHz. When I2CVDDQ is 1.2 V, the maximum operating frequency supported is 100 kHz. When I2CVDDQ is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The  $I^2C$  controller supports the clock-stretching feature to enable slower devices to exercise flow control.

Both serial clock (SCL) and serial data (SDA) signals of the  $I^2C$  interface require external pull-up resistors. The pull-up resistors must be connected to I2CVDDQ.

#### I<sup>2</sup>S Interface

Bay has an I<sup>2</sup>S port to support external audio codec devices. It functions as I<sup>2</sup>S master only as a transmitter. The I<sup>2</sup>S interface consists of four signals: clock line (I2S\_CLK), serial data line (I2S\_SD), word select line (I2S\_WS), and master system clock (I2S\_MCLK). Bay can generate the system clock as an output on I2S\_MCLK or accept an external system clock input on I2S\_MCLK.

The I<sup>2</sup>S interface supports sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz.

#### SPI Interface

Bay supports an SPI master interface on the S1-Port. The maximum operating frequency is 33 MHz.

The SPI controller supports the four modes of SPI communication (see SPI Timing Specification on page 41 for details on the modes) with a start-stop clock. The SPI controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.





## **Boot Options**

Bay can load boot images from various sources, selected by the configuration of the PMODE pins. These include:

- Boot from eMMC (S0-Port)
- Boot from I<sup>2</sup>C
- Boot from asynchronous ADMux (P-Port)
- Boot from synchronous ADMux (P-Port)
- Boot from asynchronous non-multiplexed SRAM (P-Port)
- Boot from PMMC (P-Port)

USB boot can be enabled as a fallback boot option.

#### Table 3. West Bridge Bay Booting Options

PMODE[2:0]	Boot From
000	S0-Port (eMMC) On failure, USB boot is enabled
001	PMMC pass- through On failure, USB boot enabled
010	PMMC pass-through
011	PMMC_Relay (enables secure boot)
100	S0-Port (eMMC)
101	Sync ADMux (16-bit data bus)
110	PMMC legacy
111	USB Boot
00F <sup>[3]</sup>	Async SRAM (16-bit data bus)
01F <sup>[3]</sup>	Async ADMux (16-bit data bus)
10F <sup>[3]</sup>	I <sup>2</sup> C On failure, USB boot is enabled
11F <sup>[3]</sup>	I <sup>2</sup> C only
1F1 <sup>[3]</sup>	PMMC_Relay (enables secure boot) On failure USB boot is enabled
Other Combinations	Reserved

## Reset

#### Hard Reset

A hard reset is initiated by asserting the RESET# pin on West Bridge Bay. The specific reset sequence and timing requirements are detailed in Figure 23 on page 43 and Figure 17 on page 42. All I/Os are tristated during a hard reset.

#### Soft Reset

In a soft reset, the processor sets the appropriate bits in the PP\_INIT control register. There are two types of soft reset:

- CPU Reset The CPU Program Counter is reset. Firmware does not need to be reloaded following a CPU Reset.
- Whole Device Reset This reset is identical to hard reset. The firmware must be reloaded following a Whole Device Reset.

## Clocking

Bay allows either a crystal to be connected between the XTALIN and XTALOUT pins or an external clock to be connected at the CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN\_32 pins can be left unconnected if not used.

Crystal frequency supported is 19.2 MHz, and the external clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

Bay has an on-chip oscillator circuit that uses an external 19.2-MHz (±100 ppm) crystal (when the crystal option is used). An appropriate load capacitance is required with a crystal. Refer to the specification of the crystal used to determine the appropriate load capacitance. The FSLC[2:0] pins must be configured appropriately to select the crystal- or clock-frequency option. The configuration options are shown in Table 4 on page 11.

Clock inputs to Bay must meet the phase noise and jitter requirements specified in Table 5 on page 12.

The input clock frequency is independent of the Bay core's clock/data rate or any of the device interfaces (including P-Port and S-Port). The internal PLL applies the appropriate clock multiply option depending on the input frequency.

#### Table 4. Crystal/Clock Frequency Selection

FSLC[2]	FSLC[1]	FSLC[0]	Crystal/Clock Frequency
0	0	0	19.2-MHz crystal
1	0	0	19.2-MHz input CLK
1	0	1	26-MHz input CLK
1	1	0	38.4-MHz input CLK
1	1	1	52-MHz input CLK



#### Table 5. West Bridge Bay Input Clock Specifications

Paramotor	Description	Specification		Unite
Falameter		Min	Max	Units
Phase Noise	100-Hz offset	-	-75	dB
	1-kHz offset	-	-104	dB
	10-kHz offset	-	-120	dB
	100-kHz offset	-	-128	dB
	1-MHz offset	-	-130	dB
Maximum frequency deviation		-	150	ppm
Duty cycle		30	70	%
Overshoot		-	3	%
Undershoot		-	-3	%
Rise time/fall time		_	3	ns

#### 32-kHz Watchdog Timer Clock Input

Bay includes a watchdog timer that can be used to interrupt the CPU, automatically wake up Bay in standby mode, and reset the CPU. The watchdog timer runs off a 32-kHz clock, which may optionally be supplied from an external source on a dedicated Bay pin.

The watchdog also periodically wakes up the processor in Standby mode for polling operations, if enabled. The firmware can disable the watchdog timer.

Requirements for the optional 32-kHz clock input are listed in Table 6.

#### Table 6. 32-kHz Clock Input Requirement

Parameter	Min	Max	Units
Duty cycle	40	60	%
Frequency deviation	_	±200	ppm
Rise time/Fall time	_	200	ns

#### Power

Bay has the following main power supply domains:

- IO\_VDDQ: This is a group of independent supply domains for digital I/Os. The voltage level on these supplies is 1.8 V to 3.3 V. Specifically, the separate I/O power domains are:
  - PVDDQ: P-Port interface supply
  - □ S0VDDQ: S0-Port supply
  - □ S1VDDQ: S1-Port supply
  - $\square$  I2CVDDQ: I<sup>2</sup>C power supply (1.2 V to 3.3 V)
  - □ LVDDQ: Low-performance peripherals power supply (UART/SPI/I<sup>2</sup>S)
  - CVDDQ: Clock power supply
- V<sub>DD</sub>/AVDD: Supply voltage for the logic core. The nominal supply voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for AVDD.
- VBATT: This is the 3.2-V to 6-V battery power supply for the USB I/O and some analog circuits. This supply powers the USB transceiver through an internal voltage regulator. This supply is internally regulated to 3.3 V for the USB PHY.
- VBUS: This is the 4.0-V to 6-V input from USB. When VBUS is greater than 3.7 V, it becomes the primary source of supply to the USB circuitry unless there is a software override.





#### **Power Modes**

Bay supports the following power modes:

Normal mode: This is the full-functional operating mode. In this mode the internal CPU clock and the internal PLLs are enabled.

Normal operating power consumption does not exceed the sum of  $I_{CC}$  core max and  $I_{CC}$  USB max (refer to DC Specifications for current consumption specifications).

The I/O power supplies S0VDDQ, S1VDDQ, LVDDQ, and I2CVDDQ can be turned off when the corresponding interface is not in use. PVDDQ cannot be turned off at any time if the P-port is used in the application.

- Low-power modes (see Table 7:)
  - □ Suspend mode
  - Standby mode
  - □ Core power-down mode

Power Mode	Characteristics	Method of Entry	Method of Exit	
Suspend mode	The power consumption in this mode does not exceed ISB <sub>suspend</sub>	Firmware executing on the internal ARM9 core can put West Bridge Bay into suspend mode. For example, on USB suspend condition	D+ transitioning to LOW or HIGH	
	The clocks are shut off. The PLLs are disabled		D- transitioning to LOW or HIGH	
	■ All I/Os maintain their previous state	firmware may decide to put West Bridge Bay into	Impedance change on OTG_ID pin	
	Power supply for the wakeup source and core power must be retained. All at the second dependence of the second depende	<ul> <li>External Processor, through the use of mailbox registers, can put West Bridge Bay into suspend mode</li> </ul>	suspend mode	Detection of VBUS
	on/off individually		Level detect on UART_CTS (programmable polarity)	
	The states of the configuration registers, buffer memory, and all internal RAM are maintained		<ul> <li>P-port interface assertion of CE#</li> </ul>	
	All transactions must be completed		Assertion of RESET#	
	before Bay enters Suspend mode (state of outstanding transactions are	t i	MMC CMD5 received over PMMC interface	
	<ul> <li>The firmware resumes operation from where it was suspended (except when we have by DECET#</li> </ul>		<ul> <li>Insertion or removal of SD/MMC card detected on S0/S1_INS pin</li> </ul>	
	assertion). The program counter does not reset		<ul> <li>Level detect on S0_D1/S1_D1 (SDIO_INT; programmable polarity)</li> </ul>	



Table 7. Summary for Methods of En	try/Exit for Low Power Modes (continued)
------------------------------------	--

Power Mode	Characteristics	Method of Entry	Method of Exit
Standby mode	The power consumption in this mode	■ Firmware executing on the	Detection of VBUS
	<ul> <li>All configuration register settings and program/data RAM contents are</li> </ul>	<ul> <li>Internal ARM9 core or external processor sets the appropriate register</li> <li>MMC CMD5 (Sleep/Awake command) over PMMC interface</li> </ul>	<ul> <li>Insertion or removal of SD/MMC card detected on S0/S1_INS pin</li> </ul>
	preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor must take		<ul> <li>Level detect on S0_D1/S1_D1 (SDIO_INT; programmable polarity)</li> </ul>
	care that the data needed is read before putting Bay into this Standby Mode		Level detect on UART_CTS (Programmable Polarity)
	The program counter is reset after waking up from Standby		P-port interface assertion of CE# in SRAM/ADMux mode
	<ul> <li>GPIO pins maintain their configu- ration</li> </ul>		P-port interface activation of MMC_CLK in PMMC mode
	Crystal oscillator is turned off		Assertion of RESET#
	Internal PLL is turned off		
	USB transceiver is turned off		
	ARM9 core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM		
	Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually		
Core power-down	The power consumption in this mode does not exceed ISP.	■ Turn off V <sub>DD</sub>	■ Reapply V <sub>DD</sub>
mode	Core power is turned off		Assertion of RESET#
	All buffer memory, configuration registers, and the program RAM do not maintain state. After exiting this mode, reload the firmware		
	In this mode, all other power domains can be turned on/off individually		





## **Configuration Options**

Configuration options are available for specific usage models. Contact Cypress Applications/Marketing for details.

## **Digital I/Os**

Bay provides firmware-controlled pull-up or pull-down resistors internally on all digital I/O pins. The pins can be pulled HIGH through an internal 50-k $\Omega$  resistor or can be pulled LOW through an internal 10-k $\Omega$  resistor to prevent the pins from floating. An external 470-k $\Omega$  pull-down resistor is required on SD\_D[3] when this pin is used for SD card detection. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (through internal 50 kΩ)
- **\blacksquare** Pulled down (through internal 10 k $\Omega$ )
- Hold (I/O hold its value) when in low-power modes

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured based on each interface.

## EMI

Bay meets the EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. It can also tolerate reasonable EMI, conducted by the aggressor, outlined by these specifications and continue to function as expected.

## System-level ESD

Bay has additional ESD protection on the D+, D–, OTG\_ID, VBUS, GND pins on the U-port and the S1\_D[0:7], S1\_CMD, S1\_CLK, S1\_WP and MMC1RST\_OUT pins on the S1-Port. The ESD protection levels provided on these ports are:

- ± 2.2-KV human body model (HBM) based on JESD22-A114 specification
- ± 6-KV contact discharge and ± 8-KV air gap discharge based on IEC61000-4-2 level 3A
- ±8 KV contact discharge and ±15 KV air gap discharge based on IEC61000-4-2 level 4C

This protection ensures that the device continues to function after ESD events up to the levels stated.

The S0/S1\_INS pin has up to  $\pm$  2.2-KV HBM internal ESD protection.

	12	11	10	9	8	7	6	5	4	3	2	1
А	VSS	VSS	NC		NC	FSLC[0]	AVSS	AVDD	DP	U2AFEV SSQ	DM	VDD
в	L_GPIO[55]	LVDDQ	NC	R_USB3	NC	FSLC[2]	XTALIN	XTALOUT	SWDP	R_USB2	SWDM	VDD
с	L_GPIO[56]	S1VDDQ	VDD	VSS	VDD	CVDDQ	CLKIN_32	CLKIN	U2PLLVSS Q	OTG_ID	TDO	TRST#
D	S1_GPIO[49]	S1_GPIO[50]	L_GPIO[53]	L_GPIO[54]	RESET#	VDD	12C_GPIO[58]	TMS	I2CVDDQ	тск	I2C_GPIO[5 9]	VSS
E	L_GPIO[57]	S1_GPIO[48]	S1_GPIO[51]	S1_GPIO[52]	I2C_O[60]	VSS	VSS	VSS	VSS	P_GPIO[3]	VBATT	VBUS
F	VSS	S1_GPIO[46]	S1_GPI0[47]	FSLC[1]	TDI	VDD	VDD	VDD	VDD	P_GPIO[4]	P_GPIO[1]	P_GPIO[0]
G	SOVDDQ	S0_GPIO[43]	S0_GPIO[44]	S0_GPIO[45]	VSS	VSS	VDD	VSS	P_GPIO[9]	P_GPIO[7]	P_GPIO[6]	P_GPIO[2]
н	VSS	S0_GPIO[40]	S0_GPIO[41]	S0_GPIO[42]	S0_GPIO[39]	VSS	P_GPIO[20]	P_GPIO[18]	P_GPIO[14]	P_GPIO[12]	P_GPIO[8]	PVDDQ
J	SOVDDQ	S0_GPIO[38]	S0_GPIO[37]	S0_GPIO[36]	P_GPIO[31]	P_GPIO[27]	P_GPIO[25]	P_GPIO[22]	P_GPIO[19]	P_GPIO[15]	P_GPIO[10]	P_GPIO[5]
к	S0_GPIO[35]	S0_GPIO[34]	S0_GPIO[33]	P_GPI0[32]	P_GPIO[28]	P_GPI0[26]	P_GPI0[16]	P_GPI0[21]	INT#	P_GPIO[24]	P_GPI0[11]	VSS
L	VDD	VSS	VDD	P_GPIO[30]	P_GPIO[29]	PVDDQ	P_GPIO[23]	VSS	PVDDQ	P_GPI0[17]	P_GPIO[13]	VSS

#### Figure 9. WLCSP Ball Map (Bottom View)<sup>[4]</sup>

#### Figure 10. BGA Ball Map

1	2	3	4	5	6	7	8	9	10	11
VSS	VDD	NC	NC	NC	NC	AVDD	VSS	DP	DM	NC
LVDDQ	FSLC[0]	NC	FSLC[1]	VDD	CVDDQ	AVSS	VSS	VSS	VDD	TRST#
L_GPIO[54]	L_GPIO[55]	VDD	L_GPIO[57]	RESET#	XTALIN	XTALOUT	R_USB2	OTG_ID	TDO	I2CVDDQ
S1_GPIO[50]	S1_GPIO[51]	S1_GPIO[52]	L_GPIO[53]	L_GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_GPIO[58]	I2C_GPIO[59]	O[60]
S1_GPIO[47]	VSS	S1VDDQ	S1_GPIO[49]	S1_GPIO[48]	FSLC[2]	TDI	TMS	VDD	VBATT	VBUS
SOVDDQ	S0_GPIO[45]	S0_GPIO[44]	S0_GPIO[41]	S1_GPIO[46]	ТСК	P_GPIO[2]	P_GPIO[5]	P_GPIO[1]	P_GPIO[0]	VDD
VSS	S0_GPIO[42]	S0_GPIO[43]	P_GPIO[30]	P_GPIO[25]	P_GPIO[22]	P_GPIO[21]	P_GPIO[15]	P_GPIO[4]	P_GPIO[3]	VSS
VDD	S0_GPIO[39]	S0_GPIO[40]	P_GPIO[31]	P_GPIO[29]	P_GPIO[26]	P_GPIO[20]	P_GPIO[24]	P_GPIO[7]	P_GPIO[6]	PVDDQ
S0_GPIO[38]	S0_GPIO[36]	S0_GPIO[37]	S0_GPIO[34]	P_GPIO[28]	P_GPIO[16]	P_GPI0[19]	P_GPIO[14]	P_GPIO[9]	P_GPIO[8]	VDD
S0_GPIO[35]	S0_GPIO[33]	VSS	VSS	P_GPIO[27]	P_GPIO[23]	P_GPIO[18]	P_GPIO[17]	P_GPIO[13]	P_GPI0[12]	P_GPIO[10]
VSS	VSS	VSS	P_GPIO[32]	VDD	VSS	VDD	INT#	PVDDQ	P_GPIO[11]	VSS
	1 VSS LVDDQ L_GPI0[54] S1_GPI0[50] S1_GPI0[47] S0VDDQ VSS VDD S0_GPI0[38] S0_GPI0[35] VSS	1         2           VSS         VDD           LVDDQ         FSLC[0]           L_GPIO[54]         L_GPIO[55]           S1_GPIO[50]         S1_GPIO[51]           S1_GPIO[47]         VSS           S0VDDQ         S0_GPIO[45]           VDD         S0_GPIO[42]           VDD         S0_GPIO[39]           S0_GPIO[38]         S0_GPIO[36]           S0_GPIO[35]         S0_GPIO[33]	1         2         3           VSS         VDD         NC           LVDDQ         FSLC[0]         NC           L_GPIO[54]         L_GPIO[55]         VDD           S1_GPIO[50]         S1_GPIO[51]         S1_GPIO[52]           S1_GPIO[47]         VSS         S1_GPIO[43]           S0VDDQ         S0_GPIO[45]         S0_GPIO[43]           VDD         S0_GPIO[39]         S0_GPIO[43]           S0_GPIO[38]         S0_GPIO[36]         S0_GPIO[37]           S0_GPIO[35]         S0_GPIO[33]         VSS           VSS         VSS         VSS	1         2         3         4           VSS         VDD         NC         NC           LVDDQ         FSLC[0]         NC         FSLC[1]           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[49]           S0VDDQ         S0_GPI0[45]         S0_GPI0[44]         S0_GPI0[41]           VSS         S0_GPI0[39]         S0_GPI0[40]         P_GPI0[30]           S0_GPI0[38]         S0_GPI0[36]         S0_GPI0[37]         S0_GPI0[34]           S0_GPI0[35]         S0_GPI0[33]         VSS         VSS           VSS         VSS         VSS         P_GPI0[32]	1         2         3         4         5           VSS         VDD         NC         NC         NC         NC           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]         RESET#           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]           S1_GPI0[47]         VSS         S1_VDDQ         S1_GPI0[49]         S1_GPI0[48]           S0VDDQ         S0_GPI0[42]         S0_GPI0[43]         P_GPI0[30]         P_GPI0[25]           VDD         S0_GPI0[39]         S0_GPI0[40]         P_GPI0[30]         P_GPI0[25]           VDD         S0_GPI0[39]         S0_GPI0[40]         P_GPI0[31]         P_GPI0[25]           VDD         S0_GPI0[36]         S0_GPI0[73]         S0_GPI0[34]         P_GPI0[27]           VDD         S0_GPI0[33]         VSS         VSS         P_GPI0[27]           VSS         VSS         VSS         VDD         VDD	1         2         3         4         5         6           VSS         VDD         NC         NC         NC         NC         NC         NC           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDDQ           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]         RESET#         XTALIN           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]         CLKIN_32           S1_GPI0[47]         VSS         SN/DDQ         S1_GPI0[49]         S1_GPI0[48]         FSLC[2]           S0VDDQ         S0_GPI0[45]         S0_GPI0[43]         P_GPI0[30]         P_GPI0[25]         P_GPI0[26]           VDD         S0_GPI0[39]         S0_GPI0[40]         P_GPI0[31]         P_GPI0[29]         P_GPI0[26]           VDD         S0_GPI0[36]         S0_GPI0[37]         S0_GPI0[31]         P_GPI0[28]         P_GPI0[26]           S0_GPI0[38]         S0_GPI0[33]         VSS         VSS         P_GPI0[27]         P_GPI0[23]           VSS         VSS         VSS         VSS         VSS         VSS	1         2         3         4         5         6         7           VSS         VDD         NC         NC         NC         NC         NC         NC         AV DD           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDDQ         AV SS           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]         RESET#         XTALIN         XTALOUT           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]         CLKIN_32         CLKIN           S1_GPI0[47]         VSS         SNDDQ         S1_GPI0[49]         S1_GPI0[48]         FSLC[2]         TDI           S0VDDQ         S0_GPI0[45]         S0_GPI0[43]         P_GPI0[20]         P_GPI0[20]         P_GPI0[21]           VSS         S0_GPI0[42]         S0_GPI0[43]         P_GPI0[30]         P_GPI0[25]         P_GPI0[26]         P_GPI0[21]           VDD         S0_GPI0[39]         S0_GPI0[40]         P_GPI0[31]         P_GPI0[25]         P_GPI0[26]         P_GPI0[20]           S0_GPI0[38]         S0_GPI0[39]         S0_GPI0[37]         S0_GPI0[31]         P_GPI0[28]         P_GPI0[26]         P_GPI0[29]           S0_GPI0[35]         S0_GPI0[33]         VS	1         2         3         4         5         6         7         8           VSS         VDD         NC         NC         NC         NC         NC         NC         AVDD         VSS           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDQ         AVSS         VSS           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]         RESET#         XTALIN         XTALOUT         R_USB2           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]         CLKIN_32         CLKIN         VSS           S1_GPI0[47]         VSS         SVDDQ         S1_GPI0[49]         S1_GPI0[48]         FSLC[2]         TDI         TMs           S0VDDQ         S0_GPI0[45]         S0_GPI0[43]         P_GPI0[25]         P_GPI0[25]         P_GPI0[21]         P_GPI0[5]           VSS         S0_GPI0[42]         S0_GPI0[43]         P_GPI0[31]         P_GPI0[25]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]           VDD         S0_GPI0[39]         S0_GPI0[43]         P_GPI0[31]         P_GPI0[25]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[	1         2         3         4         5         6         7         8         9           VSS         VDD         NC         NC         NC         NC         NC         NC         AVDD         VSS         DP           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDD         AVSS         VSS         VSS         VSS         VSS         VSS         VSS         VSS         VSS         DP           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDDQ         AVSS         VSS         VSS         VSS           L_GPI0[55]         VDD         L_GPI0[57]         RESET#         XTALIN         XTALOUT         R_USB2         OTG_ID           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]         CLKIN_32         CLKIN         VSS         I2C_GPI0[58]           S1_GPI0[47]         VSS         S1_GPI0[52]         L_GPI0[49]         S1_GPI0[48]         FSLC[2]         TDI         TMS         VDD           S0VDDQ         S0_GPI0[45]         S0_GPI0[43]         P_GPI0[20]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]         P_GPI0[21]<	1         2         3         4         5         6         7         8         9         10           VSS         VDD         NC         NC         NC         NC         NC         NC         AVDD         VSS         DP         DM           LVDDQ         FSLC[0]         NC         FSLC[1]         VDD         CVDQ         AVSS         VSS         VSS         VSS         VDD           L_GPI0[54]         L_GPI0[55]         VDD         L_GPI0[57]         RESET#         XTALIN         XTALOUT         R_USB2         OTG_ID         TDO           S1_GPI0[50]         S1_GPI0[51]         S1_GPI0[52]         L_GPI0[53]         L_GPI0[56]         CLKIN_32         CLKIN         VSS         I2C_GPI0[58]         I2C_GPI0[58]           S1_GPI0[47]         VSS         SMDDQ         S1_GPI0[41]         S1_GPI0[48]         FSLC[2]         TDI         TMS         VDD         VBATT           S0VDDQ         S0_GPI0[45]         S0_GPI0[43]         P_GPI0[30]         P_GPI0[26]         P_GPI0[21]         P_GPI0[51]         P_GPI0[1]         P_GPI0[31]           VDD         S0_GPI0[43]         S0_GPI0[43]         P_GPI0[31]         P_GPI0[26]         P_GPI0[21]         P_GPI0[51]         P_GPI0[1]<

Note

4. No ball is populated at location A9.



## **Pin Description**

## Table 8. WLCSP Pin List

Pin	Power Domain	I/O	Name	Description							
						P-Port					
				Async SRAM	Async ADMux	Sync ADMux	РММС				
F1	PVDDQ	I/O	P_GPIO[0]	DQ[0]	DQ[0]/A[0]	DQ[0]/A[0]	MMC_D0				
F2	PVDDQ	I/O	P_GPIO[1]	DQ[1]	DQ[1]/A[1]	DQ[1]/A[1]	MMC_D1				
G1	PVDDQ	I/O	P_GPIO[2]	DQ[2]	DQ[2]/A[2]	DQ[2]/A[2]	MMC_D2				
E3	PVDDQ	I/O	P_GPIO[3]	DQ[3]	DQ[3]/A[3]	DQ[3]/A[3]	MMC_D3				
F3	PVDDQ	I/O	P_GPIO[4]	DQ[4]	DQ[4]/A[4]	DQ[4]/A[4]	MMC_D4				
J1	PVDDQ	I/O	P_GPIO[5]	DQ[5]	DQ[5]/A[5]	DQ[5]/A[5]	MMC_D5				
G2	PVDDQ	I/O	P_GPIO[6]	DQ[6]	DQ[6]/A[6]	DQ[6]/A[6]	MMC_D6				
G3	PVDDQ	I/O	P_GPIO[7]	DQ[7]	DQ[7]/A[7]	DQ[7]/A[7]	MMC_D7				
H2	PVDDQ	I/O	P_GPIO[8]	DQ[8]	DQ[8]/A[8]	DQ[8]/A[8]	GPIO				
G4	PVDDQ	I/O	P_GPIO[9]	DQ[9]	DQ[9]/A[9]	DQ[9]/A[9]	GPIO				
J2	PVDDQ	I/O	P_GPIO[10]	DQ[10]	DQ[10]/A[10]	DQ[10]/A[10]	GPIO				
K2	PVDDQ	I/O	P_GPIO[11]	DQ[11]	DQ[11]/A[11]	DQ[11]/A[11]	GPIO				
H3	PVDDQ	I/O	P_GPIO[12]	DQ[12]	DQ[12]/A[12]	DQ[12]/A[12]	GPIO				
L2	PVDDQ	I/O	P_GPIO[13]	DQ[13]	DQ[13]/A[13]	DQ[13]/A[13]	GPIO				
H4	PVDDQ	I/O	P_GPIO[14]	DQ[14]	DQ[14]/A[14]	DQ[14]/A[14]	GPIO				
J3	PVDDQ	I/O	P_GPIO[15]	DQ[15]	DQ[15]/A[15]	DQ[15]/A[15]	GPIO				
K6	PVDDQ	I/O	P_GPIO[16]	CLK	CLK	CLK	MMC_CLK				
L3	PVDDQ	I/O	P_GPIO[17]	CE#	CE#	CE#	GPIO				
H5	PVDDQ	I/O	P_GPIO[18]	WE#	WE#	WE#	MMC_CMD				
J4	PVDDQ	I/O	P_GPIO[19]	OE#	OE#	OE#	GPIO				
H6	PVDDQ	I/O	P_GPIO[20]	DACK#	DACK#	DACK#	GPIO				
K5	PVDDQ	I/O	P_GPIO[21]	DRQ#	DRQ#	DRQ#	GPIO				
J5	PVDDQ	I/O	P_GPIO[22]	A[7]	GPIO	GPIO	GPIO				
L6	PVDDQ	I/O	P_GPIO[23]	A[6]	GPIO	RDY	GPIO				
K3	PVDDQ	I/O	P_GPIO[24]	A[5]	GPIO	GPIO	GPIO				
J6	PVDDQ	I/O	P_GPIO[25]	A[4]	GPIO	GPIO	GPIO				
K7	PVDDQ	I/O	P_GPIO[26]	A[3]	GPIO	GPIO	GPIO				
J7	PVDDQ	I/O	P_GPIO[27]	A[2]	ADV#	ADV#	GPIO				



Pin	Power Domain	I/O	Name	Description								
K8	PVDDQ	I/O	P_GPIO[28]	A[1]		GPIO	GPIO		L	JART_RX		
L8	PVDDQ	I/O	P_GPIO[29]	A[0]		GPIO	GPIO		L	UART_TX		
L9	PVDDQ	I/O	P_GPIO[30]	PMODE[	0]	PMODE[0]	PMODE[0]		PMODE[0]			
J8	PVDDQ	I/O	P_GPIO[31]	PMODE[	1]	PMODE[1]	PMODE[1]		P	MODE[1]		
K9	PVDDQ	I/O	P_GPIO[32]	PMODE[	2]	PMODE[2]	PMODE[2]		P	MODE[2]		
K4	PVDDQ	0	INT#	INT#		INT#	INT#			INT#		
D8	CVDDQ	I	RESET#	RESET	<del>/</del>	RESET#	RESET#			RESET#		
							S0-Port					
				8b MMC	;		SD+GPIO			GPIO		
K10	S0VDDQ	I/O	S0_GPIO[33]	S0_SD0	)		S0_SD0			GPIO		
K11	S0VDDQ	I/O	S0_GPIO[34]	S0_SD1	l		S0_SD1			GPIO		
K12	S0VDDQ	I/O	S0_GPIO[35]	S0_SD2	2		S0_SD2			GPIO		
J9	S0VDDQ	I/O	S0_GPIO[36]	S0_SD3	3		S0_SD3			GPIO		
J10	S0VDDQ	I/O	S0_GPIO[37]	S0_SD4	ļ	GPIO				GPIO		
J11	S0VDDQ	I/O	S0_GPIO[38]	S0_SD5	5		GPIO			GPIO		
H8	S0VDDQ	I/O	S0_GPIO[39]	S0_SD6	3		GPIO			GPIO		
H11	S0VDDQ	I/O	S0_GPIO[40]	S0_SD7	7		GPIO			GPIO		
H10	S0VDDQ	I/O	S0_GPIO[41]	S0_CMI	0		S0_CMD			GPIO		
H9	S0VDDQ	I/O	S0_GPIO[42]	S0_CLK	< Comparison of the second sec	S0_CLK			GPIO			
G11	S0VDDQ	I/O	S0_GPIO[43]	S0_WP		S0_WP			GPIO			
G10	S0VDDQ	I/O	S0_GPIO[44]	S0S1_IN	S	S0S1_INS				GPIO		
G9	S0VDDQ	I/O	S0_GPIO[45]	MMC0_RST_	_OUT		GPIO			GPIO		
					•	-	S1-Port		•		•	
				8b MMC	SD+UART	SD+SPI	SD+GPIO	GPIO	GPIO+ UART+SPI	4b SD+I2S	UART+ SPI+I2S	
F11	S1VDDQ	I/O	S1_GPIO[46]	S1_SD0	S1_SD0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_RTS	
F10	S1VDDQ	I/O	S1_GPIO[47]	S1_SD1	S1_SD1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_CTS	
E11	S1VDDQ	I/O	S1_GPIO[48]	S1_SD2 S1_SD2		S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX	
D12	S1VDDQ	I/O	S1_GPIO[49]	S1_SD3 S1_SD3		S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX	
D11	S1VDDQ	I/O	S1_GPIO[50]	S1_CMD S1_CMD		S1_CMD	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK	
E10	S1VDDQ	I/O	S1_GPIO[51]	S1_CLK S1_CLK		S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD	
E9	S1VDDQ	I/O	S1_GPIO[52]	S1_WP S1_WP		S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS	



Pin	Power Domain	I/O	Name	Description									
D10	LVDDQ	I/O	L_GPIO[53]	S1_SD4	UART_RTS	SPI_SCK	GPIO	GPIO	UART_RTS	GPIO	SPI_SCK		
D9	LVDDQ	I/O	L_GPIO[54]	S1_SD5	UART_CTS	SPI_SSN	GPIO	GPIO	UART_CTS	I2S_CLK	SPI_SSN		
B12	LVDDQ	I/O	L_GPIO[55]	S1_SD6	UART_TX	SPI_MISO	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO		
C12	LVDDQ	I/O	L_GPIO[56]	S1_SD7	UART_RX	SPI_MOSI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI		
E12	LVDDQ	I/O	L_GPIO[57]	MMC1_RST_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK		
				U-Port									
C3	VBUS/ VBATT	Ι	OTG_ID		USB OTG Identification								
A10		Ι	NC				No Connect						
B10		Ι	NC				No Connect						
A8		0	NC				No Connect						
B8		0	NC				No Connect						
A4	VBUS/VBATT	I/O	DP			US	B (HS/FS) Data F	lus					
A2	VBUS/VBATT	I/O	DM			USE	8 (HS/FS) Data M	inus					
B4	VBUS/VBATT	I/O	SWDP		USB (HS/FS) Switch Interface Data Plus								
B2	VBUS/VBATT	I/O	SWDM	USB (HS/FS) Switch Interface Data Minus									
				Crystal/Clocks									
A7	CVDDQ	Ι	FSLC[0]			F	requency Select	0					
B6	AVDD	I/O	XTALIN			Cry	stal Oscillator In	out					
B5	AVDD	I/O	XTALOUT			Cry	stal Oscillator Ou	tput					
F9	CVDDQ	Ι	FSLC[1]			F	requency Select	1					
B7	CVDDQ	Ι	FSLC[2]			F	requency Select	2					
C5	CVDDQ	Ι	CLKIN			E	xternal Clock Inp	ut					
C6	CVDDQ	Ι	CLKIN_32			32.76-kHz C	lock Input for Wat	chdog Tir	ner				
							Other						
D6	I2CVDDQ	I/O	I <sup>2</sup> C_GPIO[58]			Serial Clock	κ (SCL) for I <sup>2</sup> C Βι	us Interfac	e				
D2	I2CVDDQ	I/O	I <sup>2</sup> C_GPIO[59]			Serial Data	(SDA) for I <sup>2</sup> C Bu	is Interfac	e				
F8	I2CVDDQ	Ι	TDI	Test Data In (TDI) for JTAG Interface									
C2	I2CVDDQ	0	TDO	Test Data Out (TDO) for JTAG Interface									
C1	I2CVDDQ	0	TRST#			Test Reset	t (TRST) for $\overline{JTAC}$	G Interface	9				
D5	I2CVDDQ	0	TMS			Test Mode Se	elect (TMS) for J1	AG Interf	ace				
D3	I2CVDDQ	0	TCK	Test Clock (TCK) for JTAG Interface									



Pin	Power Domain	I/O	Name	Description
E8	I2CVDDQ	0	O[60]	Charger Detect Output
				Power
E2		PWR	VBATT	USB Supply Voltage Input
B1		PWR	VDD	E-fuse Program Supply
A1		PWR	VDD	E-fuse Program Supply
C9		PWR	VSS	GND
E1		PWR	VBUS	USB Supply Voltage Input
C4		PWR	U2PLLVSSQ	USB2 Regulator GND
H1		PWR	PVDDQ	P-Port Supply Voltage Input
K1		PWR	VSS	GND
L4		PWR	PVDDQ	P-Port Supply Voltage Input
L5		PWR	VSS	GND
L7		PWR	PVDDQ	P-Port Supply Voltage Input
L1		PWR	VSS	GND
J12		PWR	S0VDDQ	S0-Port Supply Voltage Input
H12		PWR	VSS	GND
G12		PWR	S0VDDQ	S0- Port Supply Voltage Input
C11		PWR	S1VDDQ	S1-Port Supply Voltage Input
F12		PWR	VSS	GND
B11		PWR	LVDDQ	Low-Performance Peripherals Supply Voltage Input
A11		PWR	VSS	GND
A12		PWR	VSS	GND
C7		PWR	CVDDQ	Clock-Supply Voltage Input
C8		PWR	VDD	Core-Supply Voltage Input
C10		PWR	VDD	Core-Supply Voltage Input
D4		PWR	I2CVDDQ	I2C- and JTAG-Supply Voltage Input
A3		PWR	U2AFEVSSQ	GND
A5		PWR	AVDD	Analog-Supply Voltage Input
A6		PWR	AVSS	Analog GND
F4		PWR	VDD	Core-Supply Voltage Input
D1		PWR	VSS	GND
F5		PWR	VDD	Core-Supply Voltage Input



Pin	Power Domain	I/O	Name	Description
E4		PWR	VSS	GND
F6		PWR	VDD	Core-Supply Voltage Input
E5		PWR	VSS	GND
F7		PWR	VDD	Core-Supply Voltage Input
E6		PWR	VSS	GND
D7		PWR	VDD	Core-Supply Voltage Input
E7		PWR	VSS	GND
G6		PWR	VDD	Core-Supply Voltage Input
L10		PWR	VDD	Core-Supply Voltage Input
L12		PWR	VDD	Core-Supply Voltage Input
H7		PWR	VSS	GND
G7		PWR	VSS	GND
L11		PWR	VSS	GND
G8		PWR	VSS	GND
G5		PWR	VSS	GND
B3	VBATT/ VBUS	I/O	R_USB2	Precision Resistor for USB 2.0 (Connect a 6.04-k $\Omega$ ± 1% resistor between this pin and GND)
B9		I/O	NC	No Connect

Pin	Power Domain	I/O	Name	Description								
				P-Port								
				Async SRAM	Async ADMux	Sync ADMux	PMMC					
F10	PVDDQ	I/O	P_GPIO[0]	DQ[0]	DQ[0]/A[0]	DQ[0]/A[0]	MMC_D0					
F9	PVDDQ	I/O	P_GPIO[1]	DQ[1]	DQ[1]/A[1]	DQ[1]/A[1]	MMC_D1					
F7	PVDDQ	I/O	P_GPIO[2]	DQ[2]	DQ[2]/A[2]	DQ[2]/A[2]	MMC_D2					
G10	PVDDQ	I/O	P_GPIO[3]	DQ[3]	DQ[3]/A[3]	DQ[3]/A[3]	MMC_D3					
G9	PVDDQ	I/O	P_GPIO[4]	DQ[4]	DQ[4]/A[4]	DQ[4]/A[4]	MMC_D4					
F8	PVDDQ	I/O	P_GPIO[5]	DQ[5]	DQ[5]/A[5]	DQ[5]/A[5]	MMC_D5					
H10	PVDDQ	I/O	P_GPIO[6]	DQ[6]	DQ[6]/A[6]	DQ[6]/A[6]	MMC_D6					



Pin	Power Domain	I/O	Name	Description						
H9	PVDDQ	I/O	P_GPIO[7]	DQ[7]	DQ[7]/A[7]	DQ[7]/A[7]	MMC_D7			
J10	PVDDQ	I/O	P_GPIO[8]	DQ[8]	DQ[8]/A[8]	DQ[8]/A[8]	GPIO			
J9	PVDDQ	I/O	P_GPIO[9]	DQ[9]	DQ[9]/A[9]	DQ[9]/A[9]	GPIO			
K11	PVDDQ	I/O	P_GPIO[10]	DQ[10]	DQ[10]/A[10]	DQ[10]/A[10]	GPIO			
L10	PVDDQ	I/O	P_GPIO[11]	DQ[11]	DQ[11]/A[11]	DQ[11]/A[11]	GPIO			
K10	PVDDQ	I/O	P_GPIO[12]	DQ[12]	DQ[12]/A[12]	DQ[12]/A[12]	GPIO			
K9	PVDDQ	I/O	P_GPIO[13]	DQ[13]	DQ[13]/A[13]	DQ[13]/A[13]	GPIO			
J8	PVDDQ	I/O	P_GPIO[14]	DQ[14]	DQ[14]/A[14]	DQ[14]/A[14]	GPIO			
G8	PVDDQ	I/O	P_GPIO[15]	DQ[15]	DQ[15]/A[15]	DQ[15]/A[15]	GPIO			
J6	PVDDQ	I/O	P_GPIO[16]	CLK	CLK	CLK	MMC_CLK			
K8	PVDDQ	I/O	P_GPIO[17]	CE#	CE#	CE#	GPIO			
K7	PVDDQ	I/O	P_GPIO[18]	WE#	WE#	WE#	MMC_CMD			
J7	PVDDQ	I/O	P_GPIO[19]	OE#	OE#	OE#	GPIO			
H7	PVDDQ	I/O	P_GPIO[20]	DACK#	DACK#	DACK#	GPIO			
G7	PVDDQ	I/O	P_GPIO[21]	DRQ#	DRQ#	DRQ#	GPIO			
G6	PVDDQ	I/O	P_GPIO[22]	A[7]	GPIO	GPIO	GPIO			
K6	PVDDQ	I/O	P_GPIO[23]	A[6]	GPIO	RDY	GPIO			
H8	PVDDQ	I/O	P_GPIO[24]	A[5]	GPIO	GPIO	GPIO			
G5	PVDDQ	I/O	P_GPIO[25]	A[4]	GPIO	GPIO	GPIO			
H6	PVDDQ	I/O	P_GPIO[26]	A[3]	GPIO	GPIO	GPIO			
K5	PVDDQ	I/O	P_GPIO[27]	A[2]	ADV#	ADV#	GPIO			
J5	PVDDQ	I/O	P_GPIO[28]	A[1]	GPIO	GPIO	UART_RX			
H5	PVDDQ	I/O	P_GPIO[29]	A[0]	GPIO	GPIO	UART_TX			
G4	PVDDQ	I/O	P_GPIO[30]	PMODE[0]	PMODE[0]	PMODE[0]	PMODE[0]			
H4	PVDDQ	I/O	P_GPIO[31]	PMODE[1]	PMODE[1]	PMODE[1]	PMODE[1]			
L4	PVDDQ	I/O	P_GPIO[32]	PMODE[2]	PMODE[2]	PMODE[2]	PMODE[2]			
L8	PVDDQ	I/O	INT#	INT#	INT#	INT#	INT#			
C5	CVDDQ	I	RESET#	RESET#	RESET#	RESET#	RESET#			
					S0-Port					
				8b MMC	SD+GPIO	GPIO				
K2	S0VDDQ	I/O	S0_GPIO[33]	S0_SD0	S0_SD0		GPIO			
J4	S0VDDQ	I/O	S0_GPIO[34]	S0_SD1	S0_SD1		GPIO			



Pin	Power Domain	I/O	Name		Description								
K1	S0VDDQ	I/O	S0_GPIO[35]		S0_3	SD2		S	0_SD2		GPIO		
J2	S0VDDQ	I/O	S0_GPIO[36]		S0_9	SD3		S	0_SD3	GPIO			
J3	S0VDDQ	I/O	S0_GPIO[37]		S0_SD4				GPIO	GPIO			
J1	S0VDDQ	I/O	S0_GPIO[38]		S0_3	SD5			GPIO		GPIO		
H2	S0VDDQ	I/O	S0_GPIO[39]		S0_3	SD6			GPIO		GPIO		
H3	S0VDDQ	I/O	S0_GPIO[40]		S0_3	SD7			GPIO		GPIO		
F4	S0VDDQ	I/O	S0_GPIO[41]		S0_0	CMD		S	0_CMD		GPIO		
G2	S0VDDQ	I/O	S0_GPIO[42]		S0_0	CLK		S	0_CLK		GPIO		
G3	S0VDDQ	I/O	S0_GPIO[43]		S0_	WP		5	60_WP		GPIO		
F3	S0VDDQ	I/O	S0_GPIO[44]		S0S1	_INS		SC	S1_INS		GPIO		
F2	S0VDDQ	I/O	S0_GPIO[45]		MMC0_R	ST_OUT			GPIO		GPIO		
								S1	-Port				
				8b MMC	SD+UA RT	SD+SPI	SD+GPIC	) GPIO	GPIO+UART+I2S	SD+I2S	UART+SPI+I2S		
F5	S1VDDQ	I/O	S1_GPIO[46]	S1_SD0	S1_SD 0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_RTS		
E1	S1VDDQ	I/O	S1_GPIO[47]	S1_SD1	S1_SD 1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_CTS		
E5	S1VDDQ	I/O	S1_GPIO[48]	S1_SD2	S1_SD 2	S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX		
E4	S1VDDQ	I/O	S1_GPIO[49]	S1_SD3	S1_SD 3	S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX		
D1	S1VDDQ	I/O	S1_GPIO[50]	S1_CMD	S1_CM D	S1_CM D	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK		
D2	S1VDDQ	I/O	S1_GPIO[51]	S1_CLK	S1_CL K	S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD		
D3	S1VDDQ	I/O	S1_GPIO[52]	S1_WP	S1_WP	S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS		
D4	LVDDQ	I/O	L_GPIO[53]	S1_SD4	UART_ RTS	SPI_SC K	GPIO	GPIO	UART_RTS	GPIO	SPI_SCK		
C1	LVDDQ	I/O	L_GPIO[54]	S1_SD5	UART_ CTS	SPI_SS N	GPIO	GPIO	UART_CTS	I2S_CLK	SPI_SSN		
C2	LVDDQ	I/O	L_GPIO[55]	S1_SD6	UART_ TX	SPI_MIS O	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO		
D5	LVDDQ	I/O	L_GPIO[56]	S1_SD7	UART_ RX	SPI_MO SI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI		



Pin	Power Domain	I/O	Name		Description								
C4	LVDDQ	I/O	L_GPIO[57]	MMC1_R ST_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK		
						•	USB I	Port (VBATT/V	BUS Power Domain)				
C9	VBUS/VBATT	I	OTG_ID					ОТО	G_ID				
							USB F	Port (VBATT/V	BUS Power Domain)				
A3		Ι	NC					No Co	onnect				
A4		I	NC					No Co	onnect				
A6		0	NC					No Co	onnect				
A5		0	NC					No Co	onnect				
A9	VBUS/VBATT	I/O	DP					C	)+				
A10	VBUS/VBATT	I/O	DM					Γ	)-				
A11			NC					Do Not	Connect				
							Cryst	al/Clocks (CVI	DDQ Power Domain)				
B2	CVDDQ	I	FSLC[0]					FSL	.C[0]				
C6	AVDD	I/O	XTALIN					XTA	ALIN				
C7	AVDD	I/O	XTALOUT					XTAI	LOUT				
B4	CVDDQ	I	FSLC[1]					FSL	.C[1]				
E6	CVDDQ	I	FSLC[2]					FSL	.C[2]				
D7	CVDDQ	I	CLKIN					CL	KIN				
D6	CVDDQ	I	CLKIN_32					CLKI	N_32				
							I2C an	nd JTAG (I2CV	DDQ Power Domain)				
D9	I2CVDDQ	I/O	I2C_GPIO[58]					l <sup>2</sup> C_	SCL				
D10	I2CVDDQ	I/O	I2C_GPIO[59]					l <sup>2</sup> C_	SDA				
E7	I2CVDDQ	I	TDI					Т	DI				
C10	I2CVDDQ	0	TDO					T	00				
B11	I2CVDDQ	Ι	TRST#		TRST#								
E8	I2CVDDQ	Ι	TMS	TMS									
F6	I2CVDDQ	I	ТСК					T	CK				
D11	I2CVDDQ	0	O[60]					Charger de	etect output				
					Power								



Pin	Power Domain	I/O	Name	Description
E10		PWR	VBATT	
B10		PWR	VDD	
A1		PWR	VSS	
E11		PWR	VBUS	
D8		PWR	VSS	
H11		PWR	PVDDQ	
E2		PWR	VSS	
L9		PWR	PVDDQ	
G1		PWR	VSS	
F1		PWR	S0VDDQ	
G11		PWR	VSS	
E3		PWR	S1VDDQ	
L1		PWR	VSS	
B1		PWR	LVDDQ	
L6		PWR	VSS	
B6		PWR	CVDDQ	
B5		PWR	VDD	
A2		PWR	VDD	
C11		PWR	I2CVDDQ	
L11		PWR	VSS	
A7		PWR	AVDD	
B7		PWR	AVSS	
C3		PWR	VDD	
B8		PWR	VSS	
E9		PWR	VDD	
B9		PWR	VSS	
F11		PWR	VDD	
H1		PWR	VDD	
L7		PWR	VDD	
J11		PWR	VDD	
L5		PWR	VDD	
K4		PWR	VSS	



Pin	Power Domain	I/O	Name	Description
L3		PWR	VSS	
K3		PWR	VSS	
L2		PWR	VSS	
A8		PWR	VSS	
				Precision Resistors
C8	VBUS/VBATT	I/O	R_usb2	Precision Resistor for USB 2.0 (Connect a 6.04 k $\Omega$ ± 1% resistor between this pin and GND)
B3		I/O	NC	No Connect