imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



inter_{sil}

DATASHEET

Intelligent Digital Amplifier and Sound Processor

D2-926xx

The D2-926xx family of the DAE-3[™] and DAE-3HT[™] Digital Audio Engine[™] devices are complete System-on Chip (SoC) multi-channel digital sound processors and Class-D amplifier controllers.

The integrated DSP provides efficient and configurable audio signal path processing including equalization, dynamic range compression, mixing, and filtering that is completely configurable via the Audio Canvas[™] III high level programming interface. The integrated PWM engine supports programmable and dynamic control of audio output, enabling a variety of multi-channel output configurations and output power capacity. Internal noise shaping, an embedded asynchronous sample rate converter, dynamic level-dependent timing, and high resolution operation supports power stage audio performances with SNR >110dB and THD+N < 0.01%.

The D2-926xx devices are provided in two package and feature configurations which include the 128-pin DAE-3, and the72-pin DAE-3HT. Both the DAE-3 and DAE-3HT provide identical performance and enable an extremely flexible platform for feature rich and cost-affordable quality audio solutions, which benefit from the addition of Class-D amplifiers and DSP audio processing.

The 12 integrated digital PWM controllers can be used in a variety of multi-channel audio system configurations, supporting powered as well as line outputs. Fully protected amplifier control provides efficient and clean Class-D power output support.

Applications

- DTV and Blu-ray Soundbar
- DVD and Blu-ray Home Theater Systems
- Home Theater in a Box (HTiB)
- Audio Video Receiver (AVR)
- Multi-Channel Multi-Media (MM) Systems
- Multi-Room Distributed Audio (MRDA)
- Powered Speaker Systems
- Automotive Trunk/Amplified Solutions

Features

- Advanced DAE-3[™] Digital Audio Engine[™] IC Family
 - DAE-3[™] Pin Compatible and Function/Feature Compatible with the D2Audio[™] DAE-6[™] Device Family
 - DAE-3HT[™] Identical DAE-3 performance, in 72-QFN package
- Integrated DSP Digital Sound Processing
 - Customizable audio path sound processing
 - Fully configurable and routable audio signal paths and hardware function assignment
 - Fully Supported with Audio Canvas™ III Design Tool
- Flexible Audio Input and Output Configurations
 - 12 Independent PWM Engine Channels
 - 4 Independent Asynchronous I²S Digital Inputs
 - Integrated high-performance stereo ADC (DAE-3 only)
 - S/PDIF™ Digital Audio Inputs supporting Linear IEC-61958 PCM or Compressed IEC-61937 Audio
 - S/PDIF Digital Audio PCM Output
- Embedded 8-Channel Sample Rate Converter
- Real-Time Amplifier Control and Monitoring
 - Supports Bridged, Half-Bridged, and Bridge-Tied Load (BTL) Topologies, Using Discrete or Integrated Power Stages
 - Complete Fault Protection with Automatic Recovery
- D2Audio[™] SoundSuite[™] Enhancement and Virtualization
- Enhanced Audio Processing Decoders And Virtualization
 - Dolby[®] Digital/AC3
 - Dolby[®] Pro Logic IIx
- Dolby[®] Virtual Speaker
- DTS®(SRS) TruSurround HD4™, DTS®(SRS) WOW HD™, DTS®(SRS) TruVolume™

Ordering Information

PART NUMBER (<u>Notes 3, 4</u>)	DAE DEVICE FAMILY	PART MARKING	AUDIO PROCESSING FEATURE SET SUPPORT (<u>Note 1</u>)	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
D2-92633-LR	DAE-3	D2-92633-LR	Refer to Table 1	-10 to +85	128 Ld LQFP	Q128.14x14
D2-92634-LR	DAE-3	D2-92634-LR	Refer to Table 1	-10 to +85	128 Ld LQFP	Q128.14x14
D2-92683-QR (<u>Note 2</u>)	DAE-3HT	D2-92683-QR	Refer to Table 1	-10 to +85	72 Ld QFN	L72.10x10F
D2-92684-QR (<u>Note 2</u>)	DAE-3HT	D2-92684-QR	Refer to Table 1	-10 to +85	72 Ld QFN	L72.10x10F

NOTES:

1. The D2-926xx devices support multiple audio processing algorithms and decoders, and support is device-dependent. Refer to <u>Table 1 on page 3</u> for the supported features for each device part number.

2. Add "-T" suffix for 3k unit Tape and Reel option. Please refer to TB347 for details on reel specifications.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. For Moisture Sensitivity Level (MSL), please see product information page for <u>D2-92633</u>, <u>D2-92634</u>, <u>D2-92683</u>, <u>D2-92684</u>. For more information on MSL, please see tech brief <u>TB363</u>.



DAE-3 Device Feature Set Offering

The D2-926xx family has specific part numbers to specify the features and algorithms supported in the device. All devices of the DAE-3 family include 8 audio input processing channels, up to 12 PWM output channels, an embedded 8-channel Sample Rate Converter (SRC), and are fully supported with the Audio Canvas III[™] design tool software. Additional features within each DAE-3 family part number are shown in Table 1.

PART NUMBER	DAE FAMILY	FEATURES	LICENSED ALGORITHM SUPPORT (Note 5)
D2-92633-LR	DAE-3 128-Pin Package	8 Channels of I ² S or Left Justified Serial Digital Audio Inputs 8 Channels of I ² S or Left Justified Serial Digital Audio Outputs 2 S/PDIF Digital Inputs 1 S/PDIF Digital Output 2 ADC Analog Audio Inputs	D2Audio™ SoundSuite™ DTS®(SRS) TruSurround HD4™ DTS®(SRS) WOWHD4™ DTS®(SRS) TruVolume™
D2-92634-LR	DAE-3 128-Pin Package	8 Channels of I ² S or Left Justified Serial Digital Audio Inputs 8 Channels of I ² S or Left Justified Serial Digital Audio Outputs 2 S/PDIF Digital Inputs 1 S/PDIF Digital Output 2 ADC Analog Audio Inputs	D2Audio™ SoundSuite™ Dolby® Digital/AC3 Decoder Dolby® Pro Logic IIx Surround
D2-92683-QR	DAE-3HT 72-Pin Package	8 Channels of I ² S or Left Justified Serial Digital Audio Inputs, or 6 Channels of I ² S or Left Justified Serial Digital Audio Inputs plus 2 Channels of I ² S or Left Justified Serial Digital Audio Outputs 1 S/PDIF Digital Input 1 S/PDIF Digital Output	D2Audio™ SoundSuite™ DTS®(SRS) TruSurround HD4™ DTS®(SRS) WOWHD4™ DTS®(SRS) TruVolume™
D2-92684-QR	DAE-3HT 72-Pin Package	8 Channels of I ² S or Left Justified Serial Digital Audio Inputs, or 6 Channels of I ² S or Left Justified Serial Digital Audio Inputs plus 2 Channels of I ² S or Left Justified Serial Digital Audio Outputs 1 S/PDIF Digital Input 1 S/PDIF Digital Output	D2Audio™ SoundSuite™ Dolby® Digital/AC3 Decoder Dolby® Pro Logic IIx Surround

TABLE 1. DAE-3 DEVICE PART NUMBERS AND FEATURES

NOTE:

5. All DAE-3 family devices support D2Audio[™] SoundSuite[™] Audio Processing algorithms, and with license agreements executed with DTS®(SRS) Labs, also support DTS®(SRS) TruSurround HD4[™], DTS®(SRS) WOW HD[™], and DTS®(SRS) TruVolume[™]

Device Designations

This datasheet applies to all of the DAE-3 device family, which includes both the DAE-3 and DAE-3HT. Functional specifications apply to both designations of this family unless otherwise indicated.

Throughout this document the device names apply to all part numbers of their respective names as follows:

DAE DEVICE NAME	DAE DEVICE NAME DAE DEVICE PART NUMBERS	
DAE-3	D2-92633-LR, D2-92634-LR	128-Pin Package
DAE-3HT	D2-92683-QR, D2-92684-QR	72-Pin Package

Table of Contents

Ordering Information	2
Device Designations	3
Absolute Maximum Ratings	5
Thermal Information	5
Recommended Operating Conditions	5
Electrical Specifications	5
Sorial Audio Interface Port Timing	7
Two Wire (1 ² e) Interface Port Timing	
	, ,
	"
Pin Configuration DAE-3 (128-Pin Package))
Pin Configuration DAE-3HT (72-Pin Package)	L
Pin Description, DAE-3 (128-Pin)	2
Pin Description DAE-3HT (72-Pin)	7
Functional Block Diagram - DAE-3	L
Functional Block Diagram - DAE-3HT	2
Functional Description	3
Introduction	3
Sample Rate Converters (SRC)	3
Serial Digital Audio Interface	3
S/PDIF Digital Audio Interface	5
ADC input (DAE-3 Devices Only).	5 -
PWM Audio Amplifier Outputs	ō
Amplifier Protection	с 6
Clocks And PLL	6
Reset and Initialization	6
Power Sequencing	6
Reset	7
Booting and Boot Modes	7
Control Interfaces	7
Reading and Writing Control Registers	3
Audio Processing Algorithms	Э
SoundSuite™ Processing	3
Third Party Virtualization and Enhancements)
Audio Processing Block Controls)
Dynamic Register Addressing Architecture	L
Hardware realure runctions	L
DAE-3 And DAE-3HT Differences	2
Pin Function Mapping Between Devices.	2
I/O Pin Function Assignment Comparison	3
Revision History	4
About Intersil	4
Disclaimer for DTS®(SRS) Technology License Required Notice:	5
Package Outline Drawing	6
L72.10x10F	6
Q128.14x14	7

Absolute Maximum Ratings (Note 10)

Supply Voltage RVDD, PWMVDD, ADCVDD CVDD, PLLVDD -0.3V to 2.4V
Input Voltage
Any Input but XTALI
XTALI0.3V to PLLVDD +0.3V
Input Current, Any Pin but Supplies ±10mA
ESD Rating
Human Body Model (Tested per JESD22-A114F)2000V
Machine Model (Tested per JESD22-A115C) 200V
Charged Device Model (Tested per JESD22-C101E)
Latch-Up
(Pins 2, 4, 6, 7, 8, 9, 37 (72 Ld Package only) Tested per JESD78D Class II, Level B)

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ _{JC} (°C∕W)
128 Ld LQFP Package (<u>Notes 6, 8</u>)	39	6.5
72 Ld QFN Package (<u>Notes 7</u> , <u>9</u>)	22	0.80
Maximum Storage Temperature	5	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Temperature Range	-10	°C to +85°C
Digital I/O Supply Voltage, PWMVDD		3.3V
Core Supply Voltage, CVDD		1. 8V
Analog Supply Voltage, PLLVDD		1 .8V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 7. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board with direct attach of exposed pad to PCB.
- 8. For $\theta_{\mbox{\rm JC}},$ the "case temp" location is taken at the package top center.
- 9. For $\theta_{\text{JC}},$ the "case temp" is measured on bottom of exposed pad.
- 10. Absolute Maximum parameters are not tested in production.

Electrical Specifications $T_A = +25$ °C, CVDD = PLLVDD = $1.8V \pm 5\%$, RVDD = PWMVDD = $3.3V \pm 10\%$. All grounds at 0.0V. All voltages referenced to ground. PLL at 294.912MHz, OSC at 24.576MHz, core running at 147.456MHz with typical audio data traffic. Minimum supply currents are measured in full power down configuration.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (<u>Note 14</u>)	TYP	MAX (<u>Note 14</u>)	UNIT
VIH	Digital Input High Logic Level (<u>Note 11</u>)	Relative to RVDD	2.0	-	-	V
VIL	Digital Input Low Logic Level (<u>Note 11</u>)	Relative to RVDD	-	-	0.8	V
V _{OH}	High Level Output Drive Voltage I _{OUT} at - Pin Drive Strength Current. See <u>"Pin Description, DAE-3 (128-</u> <u>Pin)" on page 12</u> , and <u>"Pin Description DAE-3HT (72-Pin)" on page 17</u>		RVDD - 0.4	-	-	v
V _{OL}	Low Level Output Drive Voltage I _{OUT} at + Pin Drive Strength Current. See <u>"Pin Description, DAE-3 (128-</u> <u>Pin)" on page 12</u> , and <u>"Pin Description DAE-3HT (72-Pin)" on page 17</u>		-	-	0.4	v
VIHX	High Level Input Drive Voltage XTALI Pin		0.7	-	PLLVDD	۷
VILX	Low Level Input Drive Voltage XTALI Pin		-	-	0.3	۷
I _{IN}	Input Leakage Current (<u>Note 12</u>)		-	-	±10	μA
CIN	Input Capacitance		-	9	-	pF
VOHO	High Level Output Drive Voltage OSCOUT Pin		PLLVDD - 0.3	-	-	v
VOLO	Low Level Output Drive Voltage OSCOUT Pin		-	-	0.3	v
C _{OUT}	Output Capacitance		-	9	-	pF
t _{RST}	nRESET Pulse Width		-	10	-	ns
R _{VDD}	Typical Digital I/O Pad Ring Supply (Voltage)		3.0	3.3	3.6	V
	(Current, Active)		-	10	-	mA
	(Current, Power-Down)		-	<1	-	mA
PWM _{VDD}	Typical PWM I/O Pad Ring Supply (Voltage)		3.0	3.3	3.6	v
	(Current, Active)		-	5	-	mA
	(Current, Power-Down)		-	<1	-	mA

Electrical Specifications $T_A = +25$ °C, CVDD = PLLVDD = 1.8V $\pm 5\%$, RVDD = PWMVDD = 3.3V $\pm 10\%$. All grounds at 0.0V. All voltages referenced to ground. PLL at 294.912MHz, OSC at 24.576MHz, core running at 147.456MHz with typical audio data traffic. Minimum supply currents are measured in full power down configuration. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (<u>Note 14</u>)	ТҮР	MAX (<u>Note 14</u>)	UNIT
CVDD	Typical Core Supply (Voltage)		1.7	1.8	1.9	v
	(Current, Active)		-	300	-	mA
	(Current, Power-Down)		-	15	-	mA
PLLVDD	Typical PLL Analog Supply (Voltage)		1.7	1.8	1.9	v
	(Current, Active)		-	25	-	mA
	(Current, Power-Down)		-	10	-	mA
ADCVDD	Typical ADC Analog Supply (Voltage)		3.0	3.3	3.6	v
	(Current, Active, Power-Down)		-	12	-	mA
CRYSTAL C	DSCILLATOR					
Хо	Crystal Frequency (Fundamental Mode Crystal)		20	24.576	24.822 (24.576 + 1%)	MHz
Dt	Duty Cycle		40	-	60	%
^t start	Start-Up Time (Start-Up Time is Oscillator Enabled (with Valid Supply) to Stable Oscillation)		-	5	20	ms
PLL						
F _{VCO}	VCO Frequency		80.00	294.912	297.86	MHz
F _{IN}	Input Reference Frequency		20	-	24.822 (24.576 + 1%)	MHz
	Feedback Dividers (Integer)		4	12	15	
	PLL Lock Time from any Input Change		-	2	-	ms
1.8V POW	ER-ON RESET					
V _{EN}	Reset Enabled Voltage Level		0.9	1.1	1.4	v
t _{REJ}	POR Pulse Width Rejection (<u>Note 14</u>)		-	150	500	μs
t _{DIS}	POR Minimum Output Pulse Width		-	5	-	μs
1.8V BROV	WNOUT DETECTION					
	Detect Level		1.4	1.5	1.6	v
t _{BOD1}	Pulse Width Rejection			100	-	ns
t01	Minimum Output Pulse Width		20	-	-	ns
3.3V BROW	WNOUT DETECTION					
	Detect Level		2.5	2.7	2.9	v
t _{BOD3}	Pulse Width Rejection			100	-	ns
t ₀₃	Minimum Output Pulse Width		20	-	-	ns
ADC PERF	ORMANCE SPECIFICATIONS (DAE-3 only)				-	
V _{REF}	ADCREF DC Level		1.3	1.4	1.5	v
IREF	ADCREF Load Current		-	-	±20	μA
V _{AIN}	Analog Input Level		V _{REF} - 0.6	-	V _{REF} + 0.6	v
	ADC Dynamic Range and SNR (<u>Note 15</u>) (ADC + ADC Decimator performance only, DSP inactive, no digital audio processing, PWM outputs off, no pPWM switching)	1.0 V _{P-P} 1kHz sine wave input reference level,	-	94	-	dB
	ADC Dynamic Range and SNR (<u>Note 15</u>) (DSP active and processing audio data, PWM active and driving audio outputs, measurements using typical system-level amplifier equivalent as measurement environment)	from Audio Canvas III™ rev 3.1.4 or newer.	-	83	-	dB

Electrical Specifications $T_A = +25$ °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground. PLL at 294.912MHz, OSC at 24.576MHz, core running at 147.456MHz with typical audio data traffic. Minimum supply currents are measured in full power down configuration. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (<u>Note 14</u>)	ТҮР	MAX (<u>Note 14</u>)	UNIT
	THD+N		-	-80	-	dB
	Gain Mismatch		-	0.1	-	dB
	Crosstalk		-	-80	-	dB
	Power Supply Rejection		-	-70	-	dB

NOTES:

11. All input pins except XTALI.

12. Input leakage applies to all pins except XTALO.

13. Power-down is with device in reset and clocks stopped.

14. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

15. Analog performance is system-design dependent and is affected by factors that include PCB layout, shielding and routing of analog traces, additional components within the analog input path, and power supply isolation.

Serial Audio Interface Port Timing (Figure 1) $T_A = +25$ °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN (<u>Note 14</u>)	ТҮР	MAX (<u>Note 14</u>)	UNIT
tc _{SCLK}	SCKRx Frequency - SCKR0, SCKR1			12.5	MHz
twsclk	SCKRx Pulse Width (High and Low) - SCKR0, SCKR1	40			ns
ts _{LRCLK}	LRCKRx Set-Up to SCLK Rising - LRCKR0, LRCKR1	20			ns
th _{LRCLK}	LRCKRx Hold from SCLK Rising - LRCKR0, LRCKR1	20			ns
ts _{SDI}	SDINx Set-Up to SCLK Rising - SDIN0, SDIN1	20			ns
th _{SDI}	SDINx Hold from SCLK Rising - SDIN0, SDIN1	20			ns
t _{dSD0}	SDOUTx Delay from SCLK Falling			20	ns



FIGURE 1. SERIAL AUDIO INTERFACE PORT TIMING

Two-Wire (I²C) Interface Port Timing (Figure 2) $T_A = +25$ °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN (<u>Note 14</u>)	MAX (<u>Note 14</u>)	UNIT
fscl	SCL Frequency		100	kHz
t _{buf}	Bus Free Time Between Transmissions	4.7		μs
tw _{lowSCLx}	SCL Clock Low	4.7		μs
tw _{highSCLx}	SCL Clock High	4.0		μs
ts _{STA}	Set-Up Time For a (Repeated) Start	4.7		μs
th _{STA}	Start Condition Hold Time	4.0		μs
th _{SDAx}	SDA Hold From SCL Falling (<u>Note 16</u>)	0		μs
ts _{SDAx}	SDA Set-Up Time to SCL Rising	250		ns
td _{SDAx}	SDA Output Delay Time From SCL Falling		3.5	μs
t _r	Rise Time of Both SDA and SCL		1	μs
t _f	Fall Time of Both SDA and SCL		300	ns
ts _{STO}	Set-Up Time For a Stop Condition	4.7		μs

NOTE:

16. Data must be held sufficient time to bridge the 300ns transition time of SCL.



FIGURE 2. I²C INTERFACE TIMING

SPITM Interface Port Timing (Figure 3) $T_A = +25$ °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN (<u>Note 14</u>)	MAX (<u>Note 14</u>)	UNIT
SPI MASTER MO	DE TIMING			
t _V	MOSI Valid From Clock Edge		8	ns
ts	MISO Set-Up to Clock Edge	2		ns
t _H	MISO Hold From Clock Edge	2		ns
t _{WI}	nCS Minimum Width	3		3 system clocks + 2ns
SPI SLAVE MOD	E TIMING			
t _V	MISO Valid From Clock Edge		8	ns
ts	MOSI Set-Up to Clock Edge	2		ns
t _H	MOSI Hold From Clock Edge	2		ns
t _{WI}	nCS Minimum Width	3		3 system clocks + 2ns



FIGURE 3. SPI TIMING

D2-926xx

Pin Configuration DAE-3 (128-Pin Package)

D2-92633, D2-92634



Submit Document Feedback 10 intersil

FN6787.3 May 17, 2016

D2-926xx

Pin Configuration DAE-3HT (72-Pin Package)



NOTE: 17. All pins pass Jedec II 100mA at +85°C, with exception of pins 2, 4, 6, 7, 8, 9, 37, which pass 50mA at +85°C

Pin Description, DAE-3 (128-Pin)

PIN	PIN NAME (<u>Note 18</u>)	ТҮРЕ	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
1	SC20	I/0	3.3	8	Serial Audio Interface 2, I ² S0 SCLK	
2	SRD2	I/0	3.3	4	Serial Audio Interface 2, I ² S0 SDIN	
3	SC21	I/0	3.3	8	Serial Audio Interface 2, I ² S0 LRCK	
4	SCK2	I/0	3.3	8	Serial Audio Interface 2, I ² S1 SCLK	
5	STD2	I/0	3.3	8	Serial Audio Interface 2, I ² S1 SDIN	
6	SC22	I/0	3.3	4	Serial Audio Interface 2, I ² S1 LRCK	
7	MCLK	0	3.3	16	I ² S Serial Audio Master Clock output for external ADC/DAC components, drives low on reset and is enabled by firmware assignment.	
8	SCK3	I/0	3.3	8	Serial Audio Interface 3, I ² S3 SCLK	
9	STD3	I/0	3.3	8	Serial Audio Interface 3, I ² S3 SDIN	
10	SC32	I/0	3.3	8	Serial Audio Interface 3, I ² S3 LRCK	
11	SC30	I/0	3.3	8	Serial Audio Interface 3, I ² S2 SCLK	
12	SC31	I/0	3.3	8	Serial Audio Interface 3, I ² S2 LRCK	
13	SRD3	I/0	3.3	4	Serial Audio Interface 3, I ² S2 SDIN	
14	STD0	I/0	3.3	8	Serial Audio Interface 0, I ² S SDAT0	
15	SCK0	I/0	3.3	8	Serial Audio Interface 0, I ² S LRCK0	
16	CVDD	Р	3.3		Core power, 1.8V	
17	CVDD	Р	3.3		Core power, 1.8V	
18	CGND	Р	3.3		Core ground	
19	CGND	Р	3.3		Core ground	
20	RGND	Р	3.3		Digital pad ring ground. Internally connected to PWMGND.	
21	RVDD	Р	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers, except for the analog pads. Internally connected to PWMVDD.	
22	SRD0	I/0	3.3	4	Serial Audio Interface 0, SDIO, Defaults to input, and may be configured as GPIO by firmware.	
23	SC00	I/0	3.3	8	Serial Audio Interface 0, SDIO, Defaults to input, and may be configured as GPIO by firmware.	
24	SC01	I/0	3.3	8	Serial Audio Interface 0, I ² S SDAT1	
25	SC02	I/0	3.3	8	Serial Audio Interface 0, I ² S LRCK1	
26	SCK	I/0	3.3	4	SPI clock I/O with hysteresis input.	
27	TI01	I/0	3.3	16	Timer I/O Port 1. Operation and assignment is controlled by firmware. Leave unconnected when not in use.	
28	MISO	I/0	3.3	4	SPI master input, slave output data signal.	
29	MOSI	I/0	3.3	4	SPI master output, slave input data signal.	
30	GPI07	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
31	GPI03	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
32	GPI02	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
33	GPI04	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	

Pin Description, DAE-3 (128-Pin) (Continued)

PIN	PIN NAME (<u>Note 18</u>)	TYPE	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
34	GPI05	I/O	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
35	GPI06	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
36	SDA1	I/0	3.3	8 - 0D	Two-Wire Serial data Port 1. Bidirectional signal used by both the master and slave controllers for data transport.	
37	SCL1	I/0	3.3	8 - 0D	Two-Wire Serial clock Port 1. Bidirectional signal is used by both the master and slave controllers for clock signaling.	
38	PROTECT9	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
39	SPDIFRX1	I	3.3		S/PDIF Digital audio data input 1	
40	SPDIFRX0	1	3.3		S/PDIF Digital audio data input 0	
41	SPDIFTX	0	3.3	4	S/PDIF Digital audio output. (Audio content and audio processing signal flow is dependent upon firmware, driving stereo output up to 192kHz.)	
42	TEST	I	3.3		Factory test use only. Must be tied low.	
43	IRQA	I	3.3		Interrupt request Port A, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
44	IRQB	I	3.3		Interrupt request Port B, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
45	IRQC	I	3.3		Interrupt request Port C, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
46	IRQD	I	3.3		Interrupt request Port D, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
47	TI02	I/0	3.3	16	Timer I/O Port 2. Operation and assignment is controlled by firmware. Leave unconnected when not in use.	
48	CVDD	Р	3.3		Core power, 1.8V	
49	CVDD	Р	3.3		Core power, 1.8V	
50	CGND	Р	3.3		Core ground	
51	CGND	Р	3.3		Core ground	
52	RGND	Р	3.3		Digital pad ring ground. Internally connected to PWMGND.	
53	RVDD	Р	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers, except for the analog pads. Internally connected to PWMVDD.	
54	PUMPHI	I/0	3.3	16	Assignable I/O. Function and operation defined by firmware.	
55	PUMPLO	I/0	3.3	16	Assignable I/O. Function and operation defined by firmware.	
56	PSSYNC	I/0	3.3	16	Synchronizing output signal to switching power supply. (Operates under specification of firmware and resets to high impedance inactive state when not used.)	
57	PSTEMP	I/0	3.3	4	Assignable I/O. Function and operation defined by firmware.	
58	PSCURR	I/0	3.3	4	Assignable I/O. Function and operation defined by firmware.	
59	PWMSYNC	I/0	3.3	16	PWM synchronization port. (Function and operation is defined by firmware.)	
60	PROTECT3	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	

Pin Description, DAE-3 (128-Pin) (Continued)

PIN	PIN NAME (<u>Note 18</u>)	TYPE	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
61	PROTECT4	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
62	PROTECT5	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
63	PROTECT6	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
64	PROTECT7	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
65	PROTECT2	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
66	GPI01	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
67	RVDD	Ρ	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers, except for the analog pads. Internally connected to PWMVDD.	
68	RGND	Р	3.3		Digital pad ring ground. Internally connected to PWMGND.	
69	CGND	Р	3.3		Core ground	
70	CVDD	Р	3.3		Core power, 1.8V	
71	PWMGND	Р	3.3		PWM output pin ground. Internally connected to RGND.	
72	PWM17	I/O	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
73	PWM16	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
74	PWM15	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
75	PWM14	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
76	PWMVDD	Р	3.3		PWM output pin power. This 3.3V supply is used for the PWM pad drivers. Internally connected to RVDD.	
77	PWMGND	Р	3.3		PWM output pin ground. Internally connected to RGND.	
78	PWM13	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
79	PWM12	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
80	PWM11	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
81	PWM10	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
82	PWM9	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
83	PWM8	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
84	PWMVDD	Р	3.3		PWM output pin power. This 3.3V supply is used for the PWM pad drivers. Internally connected to RVDD.	
85	PWMGND	Р	3.3		PWM output pin ground. Internally connected to RGND.	
86	PWM7	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	

intersil

Pin Description, DAE-3 (128-Pin) (Continued)

	PIN NAME		VOLTAGE LEVEL	DRIVE STRENGTH		
PIN	(<u>Note 18</u>)	TYPE	(V)	(mA)	DESCRIPTION	
87	PWM6	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
88	PWM5	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
89	PWM4	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
90	PWMVDD	Ρ	3.3		PWM output pin power. This 3.3V supply is used for the PWM pad drivers. Internally connected to RVDD.	
91	PWMGND	Р	3.3		PWM output pin ground. Internally connected to RGND.	
92	PWM3	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
93	PWM2	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
94	PWM1	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
95	PWM0	I/0	3.3	8 or 16	PWM output pin. (One of 18 PWM output pins. Channel and operation assignment is defined by firmware.)	
96	PWMVDD	Р	3.3		PWM output pin power. This 3.3V supply is used for the PWM pad drivers. Internally connected to RVDD.	
97	OSCOUT	Ρ	1.8		Analog oscillator output to slave D2-926xx devices. OSCOUT drives a buffered version of the crystal oscillator signal from the XTALI pin.	
98	PLLAGND	Р	1.8		PLL Analog ground	
99	PLLTESTB	0	1.8		Factory test use only. Must be tied low.	
100	PLLTESTA	0	1.8		Factory test use only. Must be tied low.	
101	XTALI	Р	1.8		Crystal oscillator analog input port. An external clock source would be driven into the this port. In multi-D2-926xx systems, the OSCOUT from the master D2-926xx would drive the XTALI pin.	
102	XTALO	Р	1.8		Crystal oscillator analog output port. When using an external clock source, this pin must be open. XTALO does not have a drive strength specification.	
103	PLLAVDD	Р	1.8		PLL Analog power, 1.8V	
104	ADCVDD	Р	3.3		Analog power for internal ADC, 3.3V	
105	AIN1	I	3.3		Analog input 1 to internal ADC	
106	ADCREF	0	3.3		Analog voltage reference output. Must be de-coupled to analog ground with $1\mu F$ capacitor.	
107	AINO	I	3.3		Analog input 0 to internal ADC	
108	ADCGND	Р	3.3		Analog ground for internal ADC	
109	nTRST	I	3.3		Factory test only. Must be tied high at all times.	
110	nCS	I/0	3.3	4	SPI slave select I/O.	
111	RVDD	Ρ	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers, except for the analog pads. Internally connected to PWMVDD.	
112	RGND	Р	3.3		Digital pad ring ground. Internally connected to PWMGND.	
113	CGND	Р	3.3		Core ground	
114	CVDD	Р	3.3		Core power, 1.8V	
115	SC12	I/0	3.3	8	Serial Audio Interface 1, LRCK	
116	SC11	I/0	3.3	8	Serial Audio Interface 1, SDAT3	

Pin Description, DAE-3 (128-Pin)(Continued)

PIN	PIN NAME (<u>Note 18</u>)	ТҮРЕ	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
117	SC10	I/0	3.3	8	Serial Audio Interface 1, data (Assignment by firmware control.)	
118	STD1	I/0	3.3	8	Serial Audio Interface 1, SDAT2	
119	SCK1	I/0	3.3	8	Serial Audio Interface 1, SCK	
120	SRD1	I/0	3.3	4	Serial Audio Interface 1, data (Assignment by firmware control.)	
121	nRSTOUT	0	3.3	16 - OD	Active low open-drain reset output. Pin drives low from POR generator, 3.3V brownout detector going active, or from 1.8V brownout detector going active. This output should be used to initiate a system reset to the nRESET pin upon brownout event detection.	
122	nRESET	I	3.3		Active low reset input with hysteresis. Activates system level reset when pulled low, initializing all internal logic and program operations. System latches boot mode selection of the IRQ input pins on the rising edge.	
123	TIOO	I/O	3.3	16	Timer I/O Port 0. Operation and assignment is controlled by firmware. Leave unconnected when not in use.	
124	PROTECT1	I/0	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
125	PROTECTO	I/O	3.3	4	PWM protection input with hysteresis. (One of 9 protection inputs. Specific function and channel assignment is defined by firmware.)	
126	GPI00	I/0	3.3	16	General purpose I/O Bidirectional GPIO port. (One of 8 GPIO. Resets to input port. Operation and assignment is defined by product application's firmware.)	
127	SDA0	I/0	3.3	8 - OD	Two-Wire Serial data Port 0. Bidirectional signal used by both the master and slave controllers for data transport.	
128	SCL0	I/0	3.3	8 - OD	Two-Wire Serial clock Port 0. Bidirectional signal is used by both the master and slave controllers for clock signaling.	

NOTES:

18. Unless otherwise specified, all pin names are active high. Those that are active low have an "n" prefix.

19. All power and ground pins of same names are to be tied together to all other pins of their same name. (i.e., CVDD pins to be tied together, CGND pins to be tied together, RVDD pins to be tied together, and RGND pins to be tied together.) CGND and RGND are to be tied together on board. RGND and PWMGND pins are also internally connected and are to be tied together.

Pin Description DAE-3HT (72-Pin)

PIN	PIN NAME (<u>Note 18</u>)	ТҮРЕ	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
1	SCLK3 (SC20)	In	3.3	8	Bit clock, I ² S Port 3, audio input channels 5-6. (I ² S Port 3 is 1 of 3 input-only ports, providing channels 5-6 input audio content.)	
2	SDIN3 (SRD2)	In	3.3	4	Audio data, I ² S Port 3, audio input channels 5-6 (I ² S Port 3 is 1 of 3 input-only ports, providing channels 5-6 input audio content.)	
3	LRCK3 (SC21)	In	3.3	8	L/R clock, I ² S Port 3, audio input channels 5-6 (I ² S Port 3 is 1 of 3 input-only ports, providing channels 5-6 input audio content.)	
4	SCLK4 (SCK2)	In	3.3	8	Bit clock, I^2S Port 4, audio input channels 7-8, or audio output channels 1-2. (I^2S Port 4 is either an I^2S input port, or and I^2S output port. Selection of input or output is defined by firmware. When used as input, Port 4 provides channel 7-8 input audio content. When used as an output, Port 4 provides the 2 channels of I^2S output audio.)	
5	SDIO4 (STD2)	I/O	3.3	8	Audio data, I^2S Port 4, input channels 7-8, or output channels 1-2. (I^2S Port 4 is either an I^2S input port, or and I^2S output port. Selection of input or output is defined by firmware. When used as input, Port 4 provides channel 7-8 input audio content. When used as an output, Port 4 provides the 2 channels of I^2S output audio.)	
6	LRCK4 (SC22)	In	3.3	4	L/R clock, I ² S Port 4, audio input channels 7-8, or audio output channels 1-2. (I ² S Port 4 is either an I ² S input port, or and I ² S output port. Selection of input or output is defined by firmware. When used as input, Port 4 provides channel 7-8 input audio content. When used as an output, Port 4 provides the 2 channels of I ² S output audio.)	
7	SCLK12 (SCK3)	In	3.3	8	Bit clock, I ² S ports 1 and 2, audio input channels 1-4 (I ² S ports 1 and 2 are 2 of the 3 input-only ports, providing channels 1-4 input audio content.)	
8	SDIN2 (STD3)	In	3.3	8	Audio data, I ² S Port 2, audio input channels 3-4 (I ² S ports 1 and 2 are 2 of the 3 input-only ports, providing channels 1-4 input audio content.)	
9	LRCK12 (SC32)	In	3.3	8	L/R clock, I ² S ports 1 and 2, audio input channels 1-4 (I ² S ports 1 and 2 are 2 of the 3 input-only ports, providing channels 1-4 input audio content.)	
10	SDIN1 (SRD3)	In	3.3	8	Audio data, I ² S Port 1, audio input channels 1-2 (I ² S ports 1 and 2 are 2 of the 3 input-only ports, providing channels 1-4 input audio content.)	
11	CVDD	Р	3.3		Core power, 1.8V	
12	CGND	G	3.3		Core ground	
13	RGND	G	3.3		Digital pad ring ground. Internally connected to PWMGND.	
14	RVDD	Р	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers, except for the analog pads. Internally connected to PWMVDD.	
15	SCK	I/0	3.3	4	SPI clock I/O with hysteresis input.	
16	TIO1/NTC	I/0	3.3	16	Timer I/O Port 1, or assignable NTC temperature sensing common I/O. Operation and assignment is controlled by firmware. Leave unconnected when not in use.	
17	MISO	I/0	3.3	4	SPI master input, slave output data signal.	
18	MOSI	I/0	3.3	4	SPI master output, slave input data signal.	
19	SDA1	I/0	3.3	8 - 0D	Two-Wire Serial (I ² C) data Port 1. Primary control interface data signal used for device boot and control. Bidirectional port for both master and slave controllers operation.	
20	SCL1	I/0	3.3	8 - 0D	Two-Wire Serial (I ² C) clock Port 1. Primary control interface clock signal used for device boot and control. Bidirectional port for both master and slave controllers operation.	
21	SPDIFRX	In	3.3		S/PDIF Digital audio data input	
22	SPDIFTX	0	3.3		S/PDIF Digital audio output. (Audio content and audio processing signal flow is dependent upon firmware, driving stereo output up to 192kHz.)	
23	TEST	In	3.3		Factory test use only. Must be tied low.	
24	IRQA	In	3.3		Interrupt request Port A, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	

Pin Description DAE-3HT (72-Pin) (Continued)

	PIN NAME		VOLTAGE LEVEL	DRIVE STRENGTH	н	
PIN	(<u>Note 18</u>)	TYPE	(V)	(mA)	DESCRIPTION	
25	IRQB	In	3.3		Interrupt request Port B, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
26	IRQC	In	3.3		Interrupt request Port C, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
27	IRQD	In	3.3		Interrupt request Port D, Boot Mode Select. One of 4 IRQ pins. Connects to logic high (3.3V) or to ground and High/Low logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.	
28	CVDD	Р	3.3		Core power, 1.8V	
29	CGND	G	3.3		Core ground	
30	RGND	G	3.3		Digital pad ring ground. Internally connected to PWMGND.	
31	RVDD	Ρ	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers. Internally connected to PWMVDD.	
32	PROTECT3	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
33	PROTECT4	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
34	PROTECT5	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
35	PROTECT6 /nMUTE	I/0	3.3	4	PWM protection input with hysteresis, or optional mute output. (One of 8 protection inputs. Specific function, channel assignment, and/or optional GPIO is defined by firmware.)	
36	PROTECT7 /nOVRT	In	3.3	4	PWM protection input with hysteresis, or optional over-temperature monitor input. (One of 8 protection inputs. Specific function, channel assignment, and/or optional GPIO is defined by firmware.)	
37	PROTECT2	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
38	RVDD	Ρ	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers. Internally connected to PWMVDD.	
39	RGND	G	3.3		Digital pad ring ground. Internally connected to PWMGND.	
40	CGND	G	3.3		Core ground	
41	CVDD	Р	3.3		Core power, 1.8V	
42	PWM11	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
43	PWM10	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
44	PWM9	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
45	PWM8	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
46	PWM7	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	

Pin Description DAE-3HT (72-Pin) (Continued)

	PIN NAME		VOLTAGE LEVEL	DRIVE STRENGTH	1	
PIN	(<u>Note 18</u>)	TYPE	(V)	(mA)	DESCRIPTION	
47	PWM6	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
48	PWM5	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
49	PWM4	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
50	PWMGND	0	3.3		PWM output pin power ground	
51	PWM3	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
52	PWM2	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
53	PWM1	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
54	PWM0	0	3.3	8 or 16	PWM output pin. (One of 12 PWM output pins. Channel and operation assignment is defined by firmware.)	
55	PWMVDD	Р	3.3		PWM output pin power. This 3.3V supply is used for the PWM pad drivers. Internally connected to RVDD.	
56	PLLAGND	G	1.8		PLL Analog ground	
57	XTALI	In	1.8		Crystal oscillator analog input port. When using an external clock source, the external clock is driven into the this port.	
58	XTALO	0	1.8		Crystal oscillator analog output port. When using an external clock source, this pin must be open. XTALO does not have a drive strength specification.	
59	PLLAVDD	Р	1.8		PLL Analog power, 1.8V	
60	nSS	0	3.3	4	SPI slave select I/O.	
61	RVDD	Р	3.3		Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and receivers. Internally connected to PWMVDD.	
62	RGND	G	3.3		Digital pad ring ground. Internally connected to PWMGND.	
63	CGND	G	3.3		Core ground	
64	CVDD	Р	3.3		Core power, 1.8V	
65	SCK1 /MCLK	l/0	3.3	8	Assignable general purpose I/O, or MCLK output. Operation and assignment is controlled by firmware. Assigns as default output for MCLK when enabled through firmware.	
66	nRSTOUT	0	3.3	16 - OD	Active low open drain reset output. Pin drives low from POR generator, 3.3V brownout detector going active, or from 1.8V brownout detector going active. This output should be used to initiate a system reset to the nRESET pin upon brownout event detection.	
67	nRESET	In	3.3		Active low reset input with hysteresis. Activates system level reset when pulled low, initializing all internal logic and program operations. System latches boot mode selection of the IRQ input pins on the rising edge.	
68	TIO0 /PSSYNC	I/0	3.3	16	Timer I/O Port 0, or power supply sync output. Operation and assignment is controlled by firmware. Leave unconnected when not in use.	

Pin Description DAE-3HT (72-Pin)(Continued)

PIN	PIN NAME (<u>Note 18</u>)	ТҮРЕ	VOLTAGE LEVEL (V)	DRIVE STRENGTH (mA)	DESCRIPTION	
69	PROTECT1	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
70	PROTECTO	In	3.3	4	PWM protection input with hysteresis. (One of 8 protection inputs. Specific function, channel assignment, and optional GPIO is defined by firmware.)	
71	SDA0 /TEMPREF	I/0	3.3	8 - 0D	Two-Wire Serial data Port 0, or assignable I/O. Available for NTC temperature sensing reference as assignable I/O. Function is assigned by firmware.	
72	SCL0 /TEMPNTC	I/0	3.3	8 - OD	Two-Wire Serial clock Port 0, assignable I/O. Available for NTC temperature sensing reference as assignable I/O. Function is assigned by firmware.	

NOTES:

20. Unless otherwise specified, all pin names are active high. Those that are active low have an "n" prefix.

21. All power and ground pins of same names are to be tied together to all other pins of their same name. (i.e., CVDD pins to be tied together, CGND pins to be tied together, RVDD pins to be tied together, and RGND pins to be tied together.) CGND and RGND are to be tied together on board. RGND and PWMGND pins are also internally connected and are to be tied together.

Functional Block Diagram - DAE-3



Functional Block Diagram - DAE-3HT



Submit Document Feedback 22 intersil

FN6787.3 May 17, 2016

Functional Description

Introduction

The DAE-3 family of ICs provide the core functionality, amplifier control, and complete audio signal processing for D2Audio Class-D amplifier solutions. The devices are highly programmable with all system features and functionality totally defined by firmware, that includes complete definition of audio processing, signal flow, digital audio I/O, and amplifier hardware interface control.

The Audio Canvas III software design tool supports building of the firmware for the DAE-3 family devices. Using Audio Canvas III, the designer is able to fully define audio processing and hardware function features with I/O assignments, and build complete production-ready firmware for the DAE-3 devices.

DAE-3 DEVICE DESIGNATIONS

The DAE-3 device family includes both the DAE-3 and DAE-3HT ICs. Functional specifications are identical to both designations of this family unless otherwise indicated.

The family device names apply to these part numbers:

DAE FAMILY DEVICE NAME	DAE PART NUMBERS	PACKAGE PINS
DAE-3	D2-92633-LR D2-92634-LR	128-Pin Package
DAE-3HT	D2-92683-QR D2-92684-QR	72-Pin Package

The DAE-3 devices are completely pin-compatible with the DAE-6 devices, allowing full flexibility for function vs cost trade-off, providing cost-effective solutions for applications of varying end-user features and capabilities.

The DAE-3HT devices are identical to the DAE-3 but are provided in a smaller 72-pin package with features and I/O mapped to pins supported in that package.

AUDIO CANVAS III SUPPORT

Audio Canvas III is a powerful design tool that lets the designer define audio processing and build a signal flow customized to the user's specifications. It fully supports the DAE-3 family including configuring the DAE family hardware I/O features and pin assignments. The designer can define the entire audio signal flow and architecture without signal flow limitations to any specific system. Capabilities include drag-and-drop of individual audio processing blocks that can be inserted into the signal flow, ability to connect and re-route signal flow, and live update capability to build and download the new audio architecture directly into the operating amplifier.

The DAE-3 family of ICs supports a wide variety of signal flows and audio processing options that are fully programmable and are completely defined by the system firmware and system architecture.

The firmware is built by the Audio Canvas III software, enabling full audio processing and amplifier hardware feature definition by the designer.

The DAE-3 supports a Class-D amplifier system built around internal audio processing blocks and amplifier system hardware functions.

In addition to audio processing blocks and signal flow that are user-selectable, system functions of hardware are configurable that include PWM timing control, channel configuration and assignment, protection and monitoring features, clock configurations, and other audio system features. Choices and settings are defined using the Audio Canvas III design tool software which builds the unique DAE firmware for each particular system design.

DSP

The majority of the audio processing functions and hardware feature implementations operate through firmware running within the DSP core. The core is a 24-bit fixed-point Digital Signal Processor, with its own DMA, interrupt control, memory spaces, and control interfaces.

Sample Rate Converters (SRC)

DAE-3 family supports internal asynchronous sample rate conversion to align input audio streams to a single rate compatible with the DSP processing rate and PWM switch rate. The family has 4 independent rate estimators, allowing up to 4 asynchronous stereo inputs (8 channels) to be sample rate converted and processed simultaneously. The sample rate converter has a measured SNR that exceeds 140dB and a THD+N that exceeds -125dB.

Serial Digital Audio Interface

SERIAL DIGITAL AUDIO INPUTS

The DAE-3 families include 4 Serial Audio Interface (SAI) digital audio input ports supporting up to 8 audio channels.

- The DAE-3 supports four independent SAI ports. All 4 ports operate asynchronously to receive audio from 4 independent audio sources, and each of the 4 ports has its own clock and frame inputs. SAI Port 3 (the 4th port) of the DAE-3 has multiplexed inputs to select that port's audio from the SAI input or from the on-chip ADC.
- The DAE-3HT devices support either 4 SAI input ports, or when its fourth port is used as an audio output, support 3 SAI input ports.

Each SAI port supports the digital audio industry I²S standard which is capable of carrying up to 24-bit Linear PCM audio words per subframe IEC60958, or compressed digital audio (Dolby® Digital, AAC, MPEG, etc.) packing per the IEC61937 specification. The SAI port also supports Left-Justified formatted Linear PCM or compressed digital audio. These ports support sample rates from 32kHz to 192kHz.

SAI data formats are shown in Figure 6 on page 24. For I2S format, the left channel data is read when LRCK is low. For the Left-Justified format, the left channel data is read when LRCK is high. Either format requires data to be valid on the rising edge of SCLK and sent MSB-first on SDIN with 32 bits of data per channel. Each set of digital inputs runs asynchronously to the others and may accept different sample rates and formats.

Input audio may be received from the S/PDIF input for 2 audio input channels, concurrent with and asynchronous from audio that is also being presented to SAI inputs for other audio input channels. Routing through the SRC synchronizes this audio from multiple sources for synchronous audio processing within the DAE audio processing paths.

SERIAL DIGITAL AUDIO OUTPUTS

Up to 4 SAI ports (up to 8 channels) are supported in the DAE-3 families.

- The DAE-3 supports 4 independent I²S output ports for a total of 8 channels of audio.
- the DAE-3HT supports 1 I²S output port (2 channels) and that port is configured to operate as either an input port or as an output port.

Use and channel assignment to the SAI outputs is configured using the Audio Canvas III software. Any of the DAE device's 12 audio processing channels may be assigned to any of the available SAI output channels. Audio Canvas III also assigns use of the 4th SAI port as in input or output for the DAE-3HT.



FIGURE 6. SAI PORT SUPPORTED DATA FORMATS FOR DELIVERY OF LINEAR PCM OR COMPRESSED AUDIO DATA

S/PDIF Digital Audio Interface

The device families include a S/PDIF Digital receiver and transmitter.

- The DAE-3 devices (128 pin packaged devices) include an on-chip multiplexer supporting switching of input from 2 different S/PDIF input pins. Input selection determines which pin routes to the S/PDIF receiver.
- The DAE-3HT devices (72 pin packaged devices) support one input pin only and do not use multiplex switching.

All of the devices in the family include a S/PDIF Digital transmitter.

S/PDIF RECEIVER

The S/PDIF receiver input pins are 3.3V CMOS input level compatible, requiring external circuitry to condition the serial input. The receiver contains an input transition detector, digital PLL clock recovery, and a decoder to separate audio, channel status, and user data. Only the first 24-Channel status bits are supported. The receiver constantly monitors the incoming data stream to detect the IEC61937-1 packet headers, and if found, captures the Pc and Pd data words into registers. The receiver meets the jitter tolerance specified in IEC60958-4.

S/PDIF is typically used for receiving compressed (IEC61937-compliant) as well as stereo PCM (IEC60958compliant) audio data. This interface also supports receipt of compressed audio data that is not compliant with the IEC61937 specification, but instead meets the IEC60958 specification.

S/PDIF receive data is routed through the SRC, providing a time synchronized audio input stream for use within any of the DAE audio processing channels. Audio may be presented on the S/PDIF input asynchronous to audio also being presented to the I²S Serial Digital inputs such that after routing through the SRC, are synchronous time aligned for internal DAE audio processing.

S/PDIF TRANSMITTER

The transmitter complies with the consumer applications defined in IEC60958-3. The transmitter supports 24-bit audio data, 24-bit user data, and 30-bit channel status data. S/PDIF output is linear PCM only and is non-compressed. Routing of compressed audio that is presented to the DAE inputs must be decoded by the DAE and its firmware before the selected channels may be routed to the S/PDIF outputs.

Audio routing to the S/PDIF transmitter is defined by the signal flow built by the Audio Canvas III software. That software supports assigning any of the audio processing channels to the 2 (L/R) channels of the S/PDIF output. Because all timing of the internal audio processing is synchronous to the internal DSP and processing channels, the S/PDIF audio output is also synchronous to that internal timing.

ADC input (DAE-3 Devices Only)

The DAE-3 devices contains a high-performance Analog-to-Digital Converter (ADC) that connects to input analog sources with a minimum of interface circuitry. The ADC is included in the DAE-3 devices only. It is not supported in the DAE-3HT devices.

At a bandwidth of 20kHz at nominal voltage and temperature, the ADC input of the DAE-3 provides a typical THD+N (unweighted) value of -81dB and a typical SNR/Dynamic Range of 83dB. These typical performances are based on a $1.0V_{P-P}$ 1 kHz sine wave input reference level, using a representative system-level amplifier environment processing digital audio data and producing PWM amplifier outputs.

Analog performance is affected by factors that include PCB layout, shielding and routing of analog traces, additional components within the analog input path, and proper power supply isolation techniques.

The ADC master clock is supplied from the low jitter PLL of the D2-926xx. The ADC operates synchronous to the DSP processing which minimizes noise pickup.

PWM Audio Amplifier Outputs

The DAE-3 family devices include an integrated 12-channel PWM engine. Each engine is independently programmable for timing, output pin assignment and audio processing path source.

PWM operation is defined by firmware. The Audio Canvas III design tool provides the selection for audio channel assignment routing, protection enabling, timing, and PWM output pin mapping, then uses these selections to build the firmware that controls the PWM outputs. Some features such as dead-band timing are also adjustable in real-time through the control interface.

Programmability enable use of multiple PWM output topologies, which supporting system designs of a broad range of output stages. Output topologies include integrated power stages, or discrete implementations using N+N or P+N for half-bridge, full-bridge or bridged-tied-load power stages. The PWM outputs may be used for powered outputs, and may also be used for driving line-level or headphone outputs.

The 12 PWM channels are mapped to the PWM output pins by firmware register assignment. Both DAE-3 and DAE-3HT include 12 PWM engines, and their available pins are:

- DAE-3 18 assignable and mappable pins
- DAE-3HT- 12 assignable and mappable pins