



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## General description

DA7211 features a high fidelity and powerful 72 mW per channel headphone amplifier. The device may be operated from a single 1.8 V supply. Total device consumption is only 2.5 mW which helps extend music playback time for battery operated equipment.

The fully integrated fractional PLL has been designed to use minimal power while supporting a wide range of input and output frequencies. Internal suppression circuits help maintain audio synchronisation in the presence of system noise on the external clock.

Six analogue input pins allow multiple audio sources to be internally mixed, eliminating the need for external switches. Both single-ended and fully-differential line and microphone inputs are supported with built-in variable gain amplifiers to optimise the dynamic range prior to digitisation. This provides hardware support for ambient noise cancellation.

The DA7211 provides two volume-controlled differential/single-ended stereo line-out drivers and ground-centred stereo amplifiers to directly drive standard 3-wire 16  $\Omega$  headphones. For example the dc coupled, dedicated pop-free drivers may be connected simultaneously to stereo headphones, stereo speakers and a mono line out without external switches.

All filtering functions are performed digitally including 5-band EQ and a digital input AGC with programmable attack and decay parameters. A configurable signal processing engine allows various audio enhancements and effects such as acoustic filtering, transducer equalisation, wind noise suppression and 3D sound

The multi-slot I2S/PCM interface supports all common sample rates between 8 and 96 kHz in master or slave mode operation.

## Key features

- Stereo multi-bit Delta Sigma DAC with SNR 100 dB ('A' weighted @ 48 kHz)
- Stereo multi-bit Delta Sigma ADC with SNR 96 dB ('A' weighted @ 48 kHz)
- Ultra low-power stereo headphone driver with
  - Stereo DAC to HP playback power: 2.5 mW
  - 2x58 mW output power (16  $\Omega$ )
  - 'Capless' output via GND centred signals
  - Four level charge pump with continuous tracking of audio signal (Class G)
  - Short circuit protection
- Support of 8, 11.025, 12, 16, 22.05, 24, 32, 44.1, 48 and 96 kHz sample rates
- On-chip PLL with signal shaper and audio Sample Rate Matching
- 2-wire software control interface
- Audio serial data bus supports I2S, left/right justified, DSP and TDM modes
- Stereo or mono differential microphone interface
- Programmable ultra-low noise bias supply for electret microphones
- Volume controlled stereo auxiliary inputs and outputs supporting FM Radio and fixed gain speaker amplifiers
- Multi-mode audio routing and mixers
- Pop & click suppression circuitry
- ASSP DSP filter engine for digital audio enhancements (acoustic filtering, wind noise suppression, 5-band equaliser, 3D sound, automatic gain control)
- Supports supply from single voltage (1.8/2.5 V)
- Extensive modular power control
- Package: 36 bump WL-CSP 3x3 – 0.5 mm pitch

## Applications

- Personal media players
- Music handsets
- Portable consumer devices
- Personal navigation devices

## Contents

<b>General description</b> .....	<b>1</b>
<b>Key features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Contents</b> .....	<b>2</b>
<b>Figures</b> .....	<b>3</b>
<b>Tables</b> .....	<b>4</b>
<b>1 Terms and definitions</b> .....	<b>8</b>
<b>2 Block diagram</b> .....	<b>9</b>
<b>3 Pinout</b> .....	<b>10</b>
3.1 The 36-ball DA7211 device.....	12
<b>4 Absolute maximum ratings</b> .....	<b>13</b>
<b>5 Recommended operating conditions</b> .....	<b>13</b>
<b>6 Electrical characteristics</b> .....	<b>14</b>
<b>7 Timing characteristics</b> .....	<b>23</b>
7.1 Digital audio interface timing - I2S/DSP (in master/slave mode).....	23
7.2 Digital audio control timing - 2-wire control timing.....	24
<b>8 Functional description</b> .....	<b>26</b>
8.1 Stereo codec.....	26
8.1.1 Input signal chain.....	26
8.1.2 Microphone inputs.....	27
8.1.3 Auxiliary inputs.....	27
8.1.4 Stereo audio ADC.....	28
8.1.5 Automatic level control (ALC).....	30
8.1.6 Noise gate.....	32
8.2 Output signal chain.....	32
8.2.1 Stereo audio DAC.....	32
8.2.2 Soft mute.....	33
8.2.3 Output mixer and line-out amplifier.....	34
8.2.4 Headphone amplifier.....	35
8.2.5 Ambient noise suppression.....	37
8.2.6 Digital signal processing engine.....	37
8.3 Programming the general purpose filter.....	39
8.4 Hi-Fi recording.....	40
8.4.1 5-band equaliser for recording path.....	40
8.4.2 Digital audio processing for the record path.....	42
8.5 Hi-Fi playback.....	43
8.5.1 5-band equaliser for playback path.....	43
8.5.2 Digital audio processing for playback path.....	44
8.6 Telephone/Bluetooth voice recording/playback at low sample rates.....	45
8.6.1 Voice filtering for recording at low sample rates.....	45
8.6.2 Voice filtering for playback at low sample rates.....	46
8.6.3 Digital audio processing for phone applications.....	48
<b>9 INTERFACES</b> .....	<b>49</b>



9.1	Digital audio interface (DAI) .....	49
9.1.1	Operation modes DAI interface .....	49
9.1.2	Right justified mode .....	49
9.1.3	Left justified mode.....	50
9.1.4	I2S mode .....	50
9.1.5	DSP mode .....	50
9.1.6	TDM mode .....	50
9.1.7	Clocking schemes.....	51
9.1.8	Master mode .....	53
9.1.9	Programming master and 32 kHz mode – PLL enabled .....	55
9.2	Slave mode .....	57
9.2.1	Conditions:.....	57
9.2.2	Programming slave mode – PLL not enabled .....	57
9.2.3	Programming slave mode – PLL enabled .....	59
9.2.4	32 kHz master or slave mode .....	61
9.2.5	Phase locked loop (PLL).....	61
9.2.6	Control interface .....	62
9.2.7	2-wire communication.....	62
9.2.8	Details of the 2-wire control bus protocol .....	63
<b>10</b>	<b>Register definitions .....</b>	<b>65</b>
10.1	Register map.....	65
10.2	Control and status registers .....	68
10.3	Codec registers .....	70
10.4	GP filter engine .....	89
10.5	ALC level controls .....	99
<b>11</b>	<b>Package information .....</b>	<b>102</b>
11.1	Package outlines .....	102
11.2	Soldering information .....	102
<b>12</b>	<b>Ordering information .....</b>	<b>102</b>
<b>13</b>	<b>Applications information .....</b>	<b>103</b>
13.1	Supporting information .....	103
13.2	Minimum component recommendations .....	103
13.3	General component suggestions .....	104

## Figures

Figure 1:	DA7211 block diagram.....	9
Figure 2:	DA7211 pad arrangement (bottom view ball side up).....	10
Figure 3:	DA7211 power supply topology .....	12
Figure 4:	I2S/DSP timing diagram .....	23
Figure 5:	2-wire control timing diagram .....	24
Figure 6:	Typical microphone applications .....	27
Figure 7:	ADC and DAC DC blocking (cut-off frequency setting '00' to '11', 16 kHz).....	29
Figure 8:	ADC pass band attenuation (audio mode, 48 kHz).....	29
Figure 9:	ADC pass band suppression (audio mode, 48 kHz) .....	30
Figure 10:	Operation of ALC.....	30
Figure 11:	DAC DC blocking (cut-off frequency setting '00' to '11', 48 kHz).....	33
Figure 12:	DAC pass band attenuation (audio mode, 48 kHz).....	34

Figure 13: DAC pass band suppression (audio mode, 48 kHz) .....	34
Figure 14: DA7211 audio signal paths .....	35
Figure 15: Digital signal processing engine (simplified block diagram) .....	38
Figure 16: Direct form I implementation of a second order IIR filter .....	38
Figure 17: Band 5 (LP 50 Hz) frequency response at FS = 48 kHz .....	41
Figure 18: Band 5 (BP 150 Hz) frequency response at FS = 48 kHz .....	41
Figure 19: Band 5 (BP 500 Hz) frequency response at FS = 48 kHz .....	41
Figure 20: Band 5 (BP 2500 Hz) frequency response at FS = 48 kHz .....	42
Figure 21: Band 5 (HP 5000 Hz) frequency response at FS = 48 kHz .....	42
Figure 22: Record only .....	43
Figure 23: Record with sound monitor .....	43
Figure 24: Stereo playback (for example, freefield headphone equalisation) .....	44
Figure 25: Sound spatialiser for stereo speaker .....	44
Figure 26: Voice mode recording high pass filter (cut-off frequency setting '000' to '111', 8 kHz) ....	45
Figure 27: Voice mode recording frequency response (setting '001', 8 kHz) .....	46
Figure 28: Voice mode recording stop band suppression (8 kHz) .....	46
Figure 29: Voice mode playback high-pass filter (cut-off frequency setting '000' to '111', 16 kHz) ...	47
Figure 30: Voice mode playback frequency response (setting '001', 8 kHz) .....	47
Figure 31: Voice mode playback stop band suppression (8 kHz) .....	48
Figure 32: Transmit (red), receive (green) and sidetone (blue) sound filtering for phone applications .....	48
Figure 33: Right justified format .....	49
Figure 34: Left justified format .....	50
Figure 35: I2S format .....	50
Figure 36: DSP format .....	50
Figure 37: TDM left justified format .....	51
Figure 38: TDM DSP format .....	51
Figure 39: PLL master mode start up sequence .....	56
Figure 40: Non-PLL mode start-up sequence .....	59
Figure 41: PLL Slave mode start-up sequence .....	61
Figure 42: PLL block diagram .....	62
Figure 43: Schematic of a 2-wire control bus .....	62
Figure 44: 2-wire byte write (SI/DATA line) .....	63
Figure 45: Examples of 2-wire byte read (SI/DATA line) .....	63
Figure 46: Examples of 2-wire page read (SI/DATA line) .....	64
Figure 47: 2-wire page write (SI/DATA line) .....	64
Figure 48: 2-wire repeated write (SI/DATA line) .....	64
Figure 49: 36 bump WL-CSP 0.5mm pitch package outline drawing .....	102

## Tables

Table 1: Pin description .....	10
Table 2: Absolute maximum ratings .....	13
Table 3: Recommended operating conditions .....	13
Table 4: Power dissipation table .....	14
Table 5: Power consumption figures 1: .....	15
Table 6: Power consumption figures 2: .....	15
Table 7: Electrical characteristics: Microphone bias .....	16
Table 8: Electrical characteristics: Input mixing units .....	16
Table 9: Electrical characteristics: Analogue to digital converter (ADC) .....	17
Table 10: Electrical characteristics: Digital to analogue converter (DAC) .....	18
Table 11: Electrical characteristics: Line out and receiver amplifier .....	19
Table 12: Electrical characteristics: Dynamic charge pump .....	20
Table 13: Electrical characteristics: Headphone amplifier .....	21
Table 14: Electrical characteristics: Phase locked loop (MCLK) .....	22
Table 15: Electrical characteristics: Digital I/O .....	22
Table 16: I2S/DSP timing characteristics .....	23
Table 17: 2-wire control timing characteristics .....	24

Table 18: Start-up times after setting SC_MST_EN = 1 .....	25
Table 19: ADC digital high pass filter specifications .....	28
Table 20: Permitted register values for ALC_NOIS (0x85 [5:0]) .....	31
Table 21: DAC digital high pass filter specifications .....	33
Table 22: Headphone/OUT1 amplifier gain settings .....	36
Table 23: GP filter section enable bits .....	39
Table 24: Band-equaliser corner frequencies .....	40
Table 25: 5-band-equaliser turn-over/centre frequencies .....	40
Table 26: Voice mode recording high pass filter specifications .....	45
Table 27: Voice mode playback high-pass filter specifications .....	47
Table 28: Internal system clock frequency .....	52
Table 29: Block enable and system standby bits .....	52
Table 30: ADC and DAC clock frequencies .....	53
Table 31: Master mode PLL-DIV look up table .....	54
Table 32: SRM mode PLL-DIV look up table .....	54
Table 33: PLL master mode register setting recommendations .....	55
Table 34: MCLK frequencies in non-PLL slave mode .....	57
Table 35: Non-PLL slave mode and PLL master mode sample rate settings .....	58
Table 36: SRM mode PLL division ratio settings .....	60
Table 37: Slave mode PLL-enabled register setting recommendations .....	60
Table 38: Register map .....	65
Table 39: CONTROL 0x01 .....	68
Table 40: STATUS 0x02 .....	68
Table 41: STARTUP 1 0x03 .....	69
Table 42: STARTUP 2 0x04 .....	69
Table 43: STARTUP 3 0x05 .....	70
Table 44: MIC_L 0x07 .....	70
Table 45: MIC_R 0x08 .....	71
Table 46: AUX1_L 0x09 .....	71
Table 47: AUX1_R 0x0A .....	71
Table 48: IN_GAIN 0x0C .....	72
Table 49: INMIX_L 0x0D .....	73
Table 50: INMIX_R 0x0E .....	73
Table 51: ADC_HPF 0x0F .....	74
Table 52: ADC 0x10 .....	74
Table 53: ADC_EQ1_2 0x11 .....	75
Table 54: ADC_EQ3_4 0x12 .....	76
Table 55: ADC_EQ5 0x13 .....	77
Table 56: DAC_HPF 0x14 .....	78
Table 57: DAC_L 0x15 .....	78
Table 58: DAC_R 0x16 .....	79
Table 59: DAC_SEL 0x17 .....	79
Table 60: SOFTMUTE 0x18 .....	80
Table 61: DAC_EQ1_2 0x19 .....	81
Table 62: DAC_EQ3_4 0x1A .....	82
Table 63: DAC_EQ5 0x1B .....	83
Table 64: OUTMIX_L 0x1C .....	83
Table 65: OUTMIX_R 0x1D .....	84
Table 66: OUT1_L 0x1E .....	84
Table 67: OUT1_R 0x1F .....	85
Table 68: HP_L_VOL 0x21 .....	85
Table 69: HP_R_VOL 0x22 .....	86
Table 70: HP_CFG 0x23 .....	86
Table 71: ZEROX 0x24 .....	86
Table 72: DAI_SRC_SEL 0x25 .....	87
Table 73: DAI_CFG1 0x26 .....	87
Table 74: DAI_CFG2 0x27 .....	87
Table 75: DAI_CFG3 0x28 .....	88
Table 76: PLL_DIV1 0x29 .....	88

Table 77: PLL_DIV2 0x2A.....	88
Table 78: PLL_DIV3 0x2B.....	88
Table 79: PLL 0x2C.....	89
Table 80: GP1A A0L 0x2D.....	89
Table 81: GP1A A0H 0x2E.....	89
Table 82: GP1B A0L 0x2F.....	90
Table 83: GP1B A0H 0x30.....	90
Table 84: GP2A A0L 0x31.....	90
Table 85: GP2A A0H 0x32.....	90
Table 86: GP2B_A0L 0x33.....	90
Table 87: GP2B_A0H 0x34.....	90
Table 88: GP1C_A0L 0x35.....	90
Table 89: GP1C_A0H 0x36.....	90
Table 90: GP1D_A0L 0x37.....	90
Table 91: GP1D_A0H 0x38.....	90
Table 92: GP2C_A0L 0x39.....	90
Table 93: GP2C_A0H 0x3A.....	91
Table 94: GP2D_A0L 0x3B.....	91
Table 95: GP2D_A0H 0x3C.....	91
Table 96: GP1A_A1L 0x3D.....	91
Table 97: GP1A_A1H 0x3E.....	91
Table 98: GP1B_A1L 0x3F.....	91
Table 99: GP1B_A1H 0x40.....	91
Table 100: GP2A_A1L 0x41.....	91
Table 101: GP2A_A1H 0x42.....	91
Table 102: GP2B_A1L 0x43.....	91
Table 103: GP2B_A1H 0x44.....	91
Table 104: GP1C_A1L 0x45.....	92
Table 105: GP1C_A1H 0x46.....	92
Table 106: GP1D_A1L 0x47.....	92
Table 107: GP1D_A1H 0x48.....	92
Table 108: GP2C_A1L 0x49.....	92
Table 109: GP2C_A1H 0x4A.....	92
Table 110: GP2D_A1L 0x4B.....	92
Table 111: GP2D_A1H 0x4C.....	92
Table 112: GP1A_A2L 0x4D.....	92
Table 113: GP1A_A2H 0x4E.....	92
Table 114: GP1B_A2L 0x4F.....	92
Table 115: GP1B_A2H 0x50.....	93
Table 116: GP2A_A2L 0x51.....	93
Table 117: GP2A_A2H 0x52.....	93
Table 118: GP2B_A2L 0x53.....	93
Table 119: GP2B_A2H 0x54.....	93
Table 120: GP1C_A2L 0x55.....	93
Table 121: GP1C_A2H 0x56.....	93
Table 122: GP1D_A2L 0x57.....	93
Table 123: GP1D_A2H 0x58.....	93
Table 124: GP2C_A2L 0x59.....	93
Table 125: GP2C_A2H 0x5A.....	93
Table 126: GP2D_A2L 0x5B.....	94
Table 127: GP2D_A2H 0x5C.....	94
Table 128: GP1A_B1L 0x5D.....	94
Table 129: GP1A_B1H 0x5E.....	94
Table 130: GP1B_B1L 0x5F.....	94
Table 131: GP1B_B1H 0x60.....	94
Table 132: GP2A_B1L 0x61.....	94
Table 133: GP2A_B1H 0x62.....	94
Table 134: GP2B_B1L 0x63.....	94
Table 135: GP2B_B1H 0x64.....	94

Table 136: GP1C_B1L 0x65.....	94
Table 137: GP1C_B1H 0x66.....	95
Table 138: GP1D_B1L 0x67.....	95
Table 139: GP1D_B1H 0x68.....	95
Table 140: GP2C_B1L 0x69.....	95
Table 141: GP2C_B1H 0x6A.....	95
Table 142: GP2D_B1L 0x6B.....	95
Table 143: GP2D_B1H 0x6C.....	95
Table 144: GP1A_B2L 0x6D.....	95
Table 145: GP1A_B2H 0x6E.....	95
Table 146: GP1B_B2L 0x6F.....	95
Table 147: GP1B_B2H 0x70.....	95
Table 148: GP2A_B2L 0x71.....	96
Table 149: GP2A_B2H 0x72.....	96
Table 150: GP2B_B2L 0x73.....	96
Table 151: GP2B_B2H 0x74.....	96
Table 152: GP1C_B2L 0x75.....	96
Table 153: GP1C_B2H 0x76.....	96
Table 154: GP1D_B2L 0x77.....	96
Table 155: GP1D_B2H 0x78.....	96
Table 156: GP2C_B2L 0x79.....	96
Table 157: GP2C_B2H 0x7A.....	96
Table 158: GP2D_B2L 0x7B.....	96
Table 159: GP2D_B2H 0x7C.....	97
Table 160: GPF_SRC1 0x7D.....	97
Table 161: GPF_SRC2 0x7E.....	98
Table 162: DSP_CFG 0x7F.....	98
Table 163: CHIP_ID 0x81.....	99
Table 164: INTERFACE 0x82.....	99
Table 165: ALC_MAX 0x83.....	99
Table 166: ALC_MIN 0x84.....	99
Table 167: ALC_NOIS 0x85.....	99
Table 168: ALC_ATT 0x86.....	99
Table 169: ALC_REL 0x87.....	100
Table 170: ALC_DEL 0x88.....	100
Table 171: A_HID_UNLOCK 0x8A.....	100
Table 172: A_TST_UNLOCK 0x8B.....	100
Table 173: A_PLL0 0x8F.....	100
Table 174: A_PLL1 0x90.....	100
Table 175: A_ADC0 0x95.....	101
Table 176: A_DAC0 0x96.....	101
Table 177: A_CPHP6 0xA2.....	101
Table 178: A_CP_MODE 0xA7.....	101
Table 179: Ordering information.....	102



## 1 Terms and definitions

ADC	Analogue to Digital Converter
ALC	Automatic Level Control
ASSP	Application Specific Standard Product
DAC	Digital to Analogue Converter
DAI	Digital Audio Interface
DMIC	Digital microphone
DSP	Digital Signal Processor or Digital Signal Processing
FIR	Finite Impulse Response (Filter)
I2C	Inter-Integrated Circuit interface
I2S	Inter-IC Sound
IIR	Infinite Impulse Response (Filter)
GP	General Purpose (Filter)
LDO	Low Dropout regulator
MCLK	Master Clock
PCM	Pulse Code Modulation
PGA	Programmable Gain Amplifier
PLL	Phase Locked Loop
PSRR	Power Supply Rejection Ratio
RDL	Redistribution Layer
RC	Resistance-Capacitance
SC	System Controller
SDM	Sigma Delta Modulator
SNR	Signal to Noise Ratio
SRM	Sample Rate Matching
TDM	Time Division Multiplexing
THD+N	Total Harmonic Distortion plus Noise
VCO	Voltage-Controlled Oscillator
WL-CSP	Wafer Level-Chip Scale Packaging

## 2 Block diagram




Figure 1: DA7211 block diagram

### 3 Pinout




Figure 2: DA7211 pad arrangement (bottom view ball side up)

Table 1: Pin description

Pin no.	Pin name	Description
5A	AGND	Analogue ground
3C	AVDD	Analogue supply
3D	VDD	Digital and input supply
4C	AUX1_L	Left channel single-ended auxiliary input
6B	MICP_L	Left channel differential microphone +ve input
4D	MICN_L	Left channel differential microphone -ve input
5C	MICBIAS	Current supply for microphone
6C	MICP_R	Right channel differential microphone +ve input
5D	MICN_R	Right channel differential microphone -ve input
6D	AUX1_R	Right channel single-ended auxiliary input
6F	MCLK	Master clock input (reference to PLL)
6E	DATIN	I2S digital data input

Pin no.	Pin name	Description
5E	DATOUT	I2S digital data output
5F	SK	Digital clock for 2-wire
4F	SI	2-wire input and open drain output
3E	CLK	Digital bit clock for I2S
3F	WCLK	Digital word clock for I2S
2F	VDDCP	Headphone charge pump supply
1F	HPCF1P	Head phone amp charge pump floating cap1 +ve
1E	HPCF1N	Head phone amp charge pump floating cap1 -ve
2E	GNDCP	Headphone and digital ground
1D	HPCF2P	Head phone amp charge pump floating cap2 +ve
2D	HPCF2N	Head phone amp charge pump floating cap2 -ve
1C	HPCSN	Head phone amp charge pump storage cap -ve
2C	HPCSP	Head phone amp charge pump storage cap +ve
1B	HPL	Left head phone amp output
1A	HPR	Right head phone amp output
4E	GND	Ground bump
3A	DACREF	Decoupling capacitor for DAC
2A	OUT1P_R	Differential or single ended +ve line out right
4A	OUT1N_R	Differential -ve line out right
2B	OUT1P_L	Differential or single ended +ve line out left
3B	OUT1N_L	Differential -ve line out left
4B	ADCREP	Decoupling capacitor for ADC
5B	VMID	Decoupling capacitor for VMID
6A	VBG	Decoupling capacitor for VBG



### 3.1 The 36-ball DA7211 device

The VDDIO and the digital core supplies are joined in the RDL layer, so the internal LDO is unusable and should remain disabled. Separating the digital supply voltages from the AVDD allows a digital supply as low as 1.2 V to be used.




Figure 3: DA7211 power supply topology

## 4 Absolute maximum ratings

**Table 2: Absolute maximum ratings**

Parameter	Description	Conditions (Note 1)	Min	Max	Unit
	Storage temperature		-40	+95	°C
Ta	Operating temperature		-40	+85	°C
AVDD VDDCP	Power Supply Input		-0.3	2.75	V
	Supply voltage all input pins except power		-0.3	AVDD+ 0.3	V
	Maximum power dissipation			200	mW
	Package thermal resistance			40	k/W
	ESD susceptibility	Human body model		2	kV

**Note 1** Stresses beyond those listed under 'Absolute maximum ratings' may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 5 Recommended operating conditions

**Table 3: Recommended operating conditions**

Parameter	Description	Conditions	Min	Typ	Max	Unit
	Operating temperature		-40		+85	°C
VDD	Supply voltage digital and I/O	Min and max values can accept +/-5% tolerances	1.2		2.5	V
AVDD	Supply voltage analogue	Min and max values can accept +/-5% tolerances	1.8		2.5	V
VDDCP	Supply voltage headphone	Max value can accept +/-5% tolerances	1.8		2.5	V

## 6 Electrical characteristics

**Table 4: Power dissipation table**

Parameter	Description	Conditions (Note 2)	Min	Typ	Max	Unit
	All registers at default values	Powerdown		6		μA
	Digital playback to lineout	DACL/R to OUT1L/R		3.15		mW
	Digital playback to HP no load	DACL/R to HPL/R quiescent		2.54		mW
	Digital playback to HP with load	DACL/R to HPL/R 16 Ω load 0.1 mW		4.66		mW
	Analogue bypass to lineout	AUX1L/R to OUT1L/R		2.87		mW
	Analogue bypass to HP no load	AUX1L/R to HPL/R quiescent		2.43		mW
	Analogue bypass to HP with load	AUX1L/R to HPL/R 16 Ω load 0.1 mW		4.57		mW
	Microphone stereo record	MICL/R to ADCL/R		2.38		mW
	Mic one channel record and digital playback to lineout	MICR to ADCR		3.10		mW
	Mic stereo record and digital playback to HP no load	MICL/R to ADCL/R and DACL/R to HPL/R quiescent		4.35		mW
	Mic stereo record and digital playback to HP with load	MICL/R to ADCL/R and DACL/R to HPL/R 16 Ω load 0.1 mW		6.49		mW

**Note 2** SC\_CLK\_DIS, 0x03[7] = 1 for all measurements  
 VMID\_BUFF\_EN, 0x96[2:0] = 000 for all modes not using DAC  
 AVDD and VDDCP = 1.8 V. Internal regulator configured for 1.2 V, 0xB7 [5:4] = 11

**Table 5: Power consumption figures 1:**

AVDD and VDDCP = 1.8 V (Note 3)

DA7211	Current (mA)			Power (mW)			
	AVDD 1.8 V	VDDCP 1.8 V	VDD 1.2 V	AVDD	VDDCP	VDD	Total
Powerdown	0.005	0	0.006	0.009	0	0.007	0.016
DA7211 to HPL/R quiescent no load Class G On	0.303	0.191	0.686	0.545	0.344	0.823	1.712
DA7211 to HPL/R 16 Ω load 0.1 mW Class G On	0.336	1.357	0.726	0.605	2.443	0.871	3.918
DA7211 to HPL/R "Love Comes Around" 16 Ω	0.298	0.279	0.731	0.536	0.503	0.877	1.915
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC	0.331	0.365	0.84	0.595	0.657	1.008	2.26
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC & PLL	0.762	0.365	1.13	1.372	0.657	1.356	3.385
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC & MICBIAS (2 k load,1.5 V) & PLL	0.776	0.365	1.13	1.397	0.657	1.356	3.41

**Table 6: Power consumption figures 2:**

AVDD and VDDCP = 2.5 V (Note 3)

DA7211	Current (mA)			Power (mW)			
	AVDD 2.5 V	VDDCP 2.5 V	VDD 1.2 V	AVDD	VDDCP	VDD	Total
Powerdown	0.303	0.204	0.685	0.758	0.509	0.822	2.089
DA7211 to HPL/R quiescent no load Class G On	0.336	1.416	0.724	0.839	3.54	0.869	5.248
DA7211 to HPL/R 16 Ω load 0.1 mW Class G On	0.306	0.306	0.728	0.765	0.764	0.874	2.403
DA7211 to HPL/R "Love Comes Around" 16 Ω	0.311	0.3	0.833	0.777	0.75	1	2.527
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC	0.824	0.298	1.01	2.06	0.745	1.212	4.017
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC & PLL	0.832	0.298	1.003	2.08	0.745	1.204	4.029
DA7211 to HPL/R "Love Comes Around" 16 Ω & MIC2ADC & MICBIAS (2 k load,1.5 V) & PLL	0.303	0.204	0.685	0.758	0.509	0.822	2.089

**Note 3** Corinne Bailey Rae, 'Love Comes Around' 44.1 kHz, volume referenced to a 0.1 mW sine wave. The gain from a pure sine wave input is adjusted to give 0.1 mW output. Power consumption measurements are then made while playing the music track played at the same volume.



Test conditions: VDD=2.5 V, Ta=25°C, fs=48 kHz, 24-bit audio data unless specified otherwise

**Table 7: Electrical characteristics: Microphone bias**

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>BIAS</sub>	Bias Voltage	No load, AVDD = 2.5 V No load, AVDD = 1.8 V	2.2 1.5	Pro-grammable	2.3 1.6	V
I <sub>BIAS</sub>	Maximum Current	Voltage drop < 50 mV		2		mA
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz 2 kHz - 20 kHz	70 50			dB
V <sub>N</sub>	Output Noise Voltage			5		μV <sub>RMS</sub>
	Capacitive Load	I <sub>BIAS</sub> < 100 μA, 100 μA < I <sub>BIAS</sub> < 2 mA		100 200		pF

**Table 8: Electrical characteristics: Input mixing units**

(MICP\_L, MICN\_L, AUX\_L, MICP\_R, MICN\_R, AUX1\_R)

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>MAX</sub>	Full-scale Input Signal	single-ended differential MIC-PGA=0 dB IN-PGA=0 dB		0.8*AVDD 1.6*AVDD		V <sub>PP</sub>
R <sub>IN</sub>	Input resistance	Mic, single-ended AUX1	12 6	15 variable	18 40	kΩ
	Frequency Response	+/- 0.5 dB	20		20k	Hz
	Amplitude Ripple	20 Hz – 20 kHz	-0.5		0.5	dB
	Programmable Gain <a href="#">Note 4</a>	MIC-PGA AUX1-PGA IN-PGA	-6 -48 -4.5		24 21 18	dB
	Programmable Gain Step Size	MIC-PGA AUX1-PGA, IN-PGA		6 1.5		dB
	Absolute Gain Accuracy	0 dB @ 1 kHz	-1.0		1.0	dB
	Input Gain L/R-Mismatch	20 Hz – 20 kHz	-0.1		0.1	dB
	Input Gain Step Error	20 Hz – 20 kHz	-0.1		0.1	dB
V <sub>NOISE</sub>	Input Noise Level	Inputs connected to GND A-weighting input referred, measured @ ADC output  Mic (Gain = 42 dB) AUX1 (Gain = 21 dB)		5 6.5		μV <sub>RMS</sub>
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz 2 kHz - 20 kHz, single-ended input	80 70			dB

**Note 4** The gain describes the ratio of input and output signal level at the related amplifier stage (independent of whether the connection is single ended or differential).

**Table 9: Electrical characteristics: Analogue to digital converter (ADC)**

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>MAX</sub>	Full-scale Input Signal	Corresponding digital level 0 dBFS		1.6* AVDD		V <sub>PP</sub>
SNR	Signal to Noise Ratio	A-weighting, no input selected		96		dB
THD+N	Total Harmonic Distortion Plus Noise	-1 dBFS		-89		dB
THD+N	Total Harmonic Distortion Plus Noise	-1 dBFS, 32 kHz PLL mode		-80		dB
	Channel separation			90		dB
B <sub>PASS</sub>	Pass band				0.45*fs	kHz
B <sub>STOP</sub>	Stop band	fs ≤ 48 kHz fs = 88.2/96 kHz	0.56*fs		7*fs 3.5*fs	kHz
	Pass band Ripple	Voice Mode Music Mode			+/-0.3 +/-0.1	dB
	Stop band Attenuation	Voice Mode Music Mode	70 55			dB
	Group delay	Voice Mode Music Mode (Note 5) fs = 88.2/96 kHz		4.3/fs 18/fs 9/fs	600	µs
	Group delay mismatch	Between left and right channel			2	µs
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz 2 kHz - 20 kHz	80 70			dB

**Note 5** 5-band-equaliser disabled.

**Table 10: Electrical characteristics: Digital to analogue converter (DAC)**

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>MAX</sub>	Full-scale Output Signal	Corresponding digital level 0 dBFS		1.6*AV DD		V <sub>PP</sub>
SNR	Signal to Noise Ratio	A weighting		102		dB
THD+N	Total Harmonic Distortion Plus Noise	-1 dBFS		-85		dB
THD+N	Total Harmonic Distortion Plus Noise	-1 dBFS, 32 kHz PLL mode		-80		dB
	Channel separation			90		dB
B <sub>PASS</sub>	Pass band				0.45*fs	kHz
B <sub>STOP</sub>	Stop band	fs ≤ 48 kHz fs = 88.2/96 kHz	0.56*fs		7*fs 3.5*fs	kHz
	Pass band Ripple	Voice Mode Music Mode			±0.15 ±0.1	dB
	Stop band Attenuation	Voice Mode Music Mode	70 55			dB
	Group delay	Voice Mode Music Mode fs = 88.2/96 kHz		4.8/fs 18.5/fs 9/fs	650	µs
	Group delay variation	20 Hz to 20 kHz			1	µs
	Group delay mismatch	Between left and right channel			2	µs
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz 2 kHz - 20 kHz	70 60			dB

**Table 11: Electrical characteristics: Line out and receiver amplifier**

(OUT1P\_L, OUT1N\_L, OUT1P\_R, OUT1N\_R)

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>MAX</sub>	Full-scale Input Signal	No load, single-ended No load, differential		0.8*AVDD 1.6 *AVDD		V <sub>PP</sub>
	Load Impedance	single-ended output mode	500	2k	1 200	Ω μH pF
		differential output mode	25	32	1 200	Ω μH pF
	Frequency Response	+/- 0.5 dB	20		20k	Hz
	Amplitude Ripple	20 Hz – 20 kHz	-0.5		0.5	dB
	Programmable Gain		-54		15	dB
	Mute Attenuation			100		dB
	Programmable Gain Step Size			1.5		dB
	Absolute Gain Accuracy	0 dB @ 1 kHz	-0.8		0.8	dB
	Input Gain L/R-Mismatch	20 Hz – 20 kHz	-0.1		0.1	dB
	Input Gain Step Error	20 Hz – 20 kHz	-0.1		0.1	dB
	Signal to Noise Ratio	A weighting		102		dB
V <sub>NOISE</sub>	Output Noise Level	20 - 20 kHz, unweighted gain < -15 dB single-ended differential		<5.5 <4.5		μV
THD+N	Total Harmonic Distortion Plus Noise	-1 dBFS, 44.1 kHz slave mode non A-weighting		-90		
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz 2 kHz - 20 kHz single-ended output	70 47			dB
		20 Hz - 2 kHz 2 kHz - 20 kHz differential output	90 70			dB



**Table 12: Electrical characteristics: Dynamic charge pump**

(HPCSP, HPCSN)

Parameter	Description	Conditions	Min	Typ	Max	Unit
VDDCSP	Positive dynamic supply voltage	Positive dynamic supply voltage		VDDCP VDDCP/2 (VDDCP/3, VDDCP/4)		
VDDCSN	Negative dynamic supply voltage	Negative dynamic supply voltage		-VDDCP -VDDCP/2 (-VDDCP/3, -VDDCP/4)		
	Floating capacitors			1.0		μF
	Storage capacitors			1.0		μF

**Table 13: Electrical characteristics: Headphone amplifier**  
(HPL, HPR)

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>MAX</sub>	Full-scale Output Signal	No load		1.6*VDD CP		V <sub>PP</sub>
	DC output offset			100		μV
P <sub>MAX</sub>	Output Power per channel	VDDCP = 1.8 V, THD < 0.1%, R <sub>L</sub> =16 Ω 1 kHz	25	30		mW <sub>RMS</sub>
		VDDCP = 2.5 V, THD < 0.1%, R <sub>L</sub> =16 Ω 1 kHz	50	58		mW <sub>RMS</sub>
	Dynamic internal supply voltages	VDD/3 or VDD/4 can optionally be selected if two flying caps are available		±VDD ±VDD/2 (±VDD/3 (±VDD/4)		
IQ	Quiescent current per channel	from VDDCP		100		μA
	Load Impedance	13 < R <sub>L</sub> < ∞	13	16	400 500	Ω μH pF
	Frequency Response	+/- 0.5 dB	20		20k	
	Amplitude Ripple	20 Hz – 20 kHz	-0.5		0.5	dB
	Programmable Gain		-54		15	dB
	Mute Attenuation			100		dB
	Programmable Gain Step Size			1.5		dB
	Absolute Gain Accuracy	0 dB @ 1 kHz	-0.8		0.8	dB
	Input Gain L/R-Mismatch	20 Hz – 20 kHz	-0.1		0.1	dB
	Input Gain Step Error	20 Hz – 20 kHz	-0.1		0.1	dB
SNR	Signal to Noise Ratio	A weighting, gain = 0 dB		100		dB
V <sub>NOISE</sub>	Output Noise Level	20 to 20 kHz, unweighted, gain < -15 dB		<4.5		μV <sub>rms</sub>
THD+N	Total Harmonic Distortion Plus Noise	VDDCP = 1.8 V, -5 dBFS, R <sub>L</sub> =16 Ω		-70		dB
PSRR with respect to AVDD	Power Supply Rejection Ratio	20 Hz - 2 kHz	70			dB
		2 kHz - 20 kHz	50			
	Output power per channel	VDDCP=2.5 V, THD<1%, R <sub>L</sub> =16 Ω, 1 kHz		72		mW

**Table 14: Electrical characteristics: Phase locked loop (MCLK)**

Parameter	Description	Conditions	Min	Typ	Max	Unit
	Input Jitter	cycle to cycle			35	ps
		rms			100	ps
	Input Impedance	DC impedance > 10 MΩ	300	1	2	Ω
			0.5			pF
<b>Interface mode (MCLK is 256 Fs, PLL off)</b>						
F <sub>in</sub>	Input frequency	256 Fs 128 Fs (96 kHz)	11.289		12.288	MHz
<b>Oscillator mode (MCLK from standard oscillator, PLL on)</b>						
F <sub>in</sub>	Input frequency		10		80	MHz
		32 kHz mode		32.768		kHz
	I2S tracking range (SRM)	Maximum mismatch of I2S word-clock			4	%
	I2S clock drift	Maximum frequency drift of I2S word clock			50	ppm/s
V <sub>IN AC</sub>	MCLK Shaper range	For AC coupling with internal clock shaping	300	500	1000	mV <sub>PP</sub>

**Table 15: Electrical characteristics: Digital I/O**(T<sub>a</sub> = -40 to +85°C)

Parameter	Description	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	CLK, WCLK, DATIN, SK, SI, PD, MCLK Input High Voltage		0.7*VDD		VDD	V
V <sub>IL</sub>	CLK, WCLK, DATIN, SK, SI, PD, MCLK, Input Low Voltage		-0.3		0.3*VDD	V
V <sub>OH @ 1 mA</sub>	CLK, WCLK, DATOUT Output High Voltage		0.8*VDD		VDD	V
V <sub>OL @ 1 mA</sub>	CLK, WCLK, DATOUT Output Low Voltage		0		0.3	V
	MCLK Input High Voltage	DC-coupled TTL signal	0.7*VDD		VDD	V
	MCLK Input Low Voltage		-0.3		0.3*VDD	V

## 7 Timing characteristics

### 7.1 Digital audio interface timing - I2S/DSP (in master/slave mode)




Figure 4: I2S/DSP timing diagram

Table 16: I2S/DSP timing characteristics

( $T_a = -40$  to  $+85^\circ\text{C}$ )

Parameter	Description	Conditions	Min	Typ	Max	Unit
	Input impedance	DC impedance > 10 M $\Omega$	300 1.0		2.5	$\Omega$ pF
T	CLK period		75			ns
$t_r$	CLK rise time				8	ns
$t_f$	CLK fall time				8	ns
$t_{hC}$	CLK high period		40%		60%	T
$t_{lC}$	CLK low period		40%		60%	T
$t_{dCW}$	CLK to WCLK delay		-30%		+30%	T
$t_{dCD}$	CLK to DATOUT delay		-30%		+30%	T
$t_{hW}$	WCLK high time	DSP mode	100%			T
		Non-DSP mode	Word length			T
$t_{lW}$	WCLK low time	DSP mode	100%			T
		Non-DSP mode	Word length			T
$t_{sW}$	WCLK setup time	Slave mode	7			ns
$t_{hW}$	WCLK hold time	Slave mode	2			ns
$t_{sD}$	DATIN setup time		7			ns
$t_{hD}$	DATIN hold time		2			ns
$t_{dWD}$	DATOUT to WCLK delay		DATOUT is synchronised to CLK			



## 7.2 Digital audio control timing - 2-wire control timing




Figure 5: 2-wire control timing diagram

Table 17: 2-wire control timing characteristics

(Ta = -40 to +85°C)

Parameter	Description	Conditions	Min	Typ	Max	Unit
	Bus free time STOP to START		1.3			µs
	Bus Line Capacitive load				100	pF
<b>Standard/Fast Mode</b>						
	SK clock frequency		1		400	kHz
	Bus free time STOP to START		1.3			µs
	Start condition set-up time		0.6			µs
STH	Start condition hold time		0.6			µs
CLKL	SK low time		1.3			µs
CLKH	SK high time		0.6			µs
	2-wire SK and SI rise/fall time				300	ns
DST	SI set-up time		100			ns
DHT	SI hold-time		0			ns
TSS	Stop condition set-up time		0.6			µs
<b>High Speed Mode</b>						
	SK clock frequency		1		1700	kHz
	Start condition set-up time		160			ns
STH	Start condition hold time		160			ns
CLKL	SK low time		160			ns
CLKH	SK high time		60			ns
	HS-2-wire SK rise/fall time				40	ns
	HS-2-wire SI rise/fall time				80	ns
DST	SI set-up time		10			ns
	SI hold-time		0			ns
TSS	Stop condition set-up time		16			ns

Table 18: Start-up times after setting SC\_MST\_EN = 1

Source	Output	Comment	Min	Typ	Max	Unit
	VBG	VBG voltage >90% with 1 $\mu$ F VBG capacitor		25		ms
All analogue inputs and DACL/R	HPL/R	Slave mode; 200 ms added delay required	200	200		ms
All analogue inputs and DACL/R	HPL/R	32 kHz PLL master mode; 200 ms added delay required		500		ms
All analogue inputs and DACL/R	OUT1L/R	Slave mode		250		ms
All analogue inputs	ADCL/R	Slave mode		200		ms
All analogue inputs	ADCL/R	32 kHz PLL master mode		600		ms