## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## DAC1005D650

Dual 10-bit DAC, up to $650 \mathrm{Msps} ; 2 \times 4 \times$ and $8 \times$ interpolating
Rev. 04 - 2 July 2012
Product data sheet

## 1. General description

The DAC1005D650 is a high-speed 10-bit dual-channel Digital-to-Analog Converter (DAC) with selectable $2 \times, 4 \times$ or $8 \times$ interpolating filters optimized for multi-carrier wireless transmitters.

Thanks to its digital on-chip modulation, the DAC1005D650 allows the complex I and Q inputs to be converted up from BaseBand (BB) to IF. The mixing frequency is adjusted using a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO). The phase is controlled by a 16 -bit register.

Two modes of operation are available: separate data ports or a single interleaved high-speed data port. In the Interleaved mode, the input data stream is demultiplexed into its original I and Q data and then latched.

The DAC1005D650 also includes a $2 \times, 4 \times$ and $8 \times$ clock multiplier which provides the appropriate internal clocks and an internal regulator to adjust the output full-scale current.

## 2. Features and benefits



■ IMD3: $79 \mathrm{dBc} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=96 \mathrm{MHz}$

- SFDR: $75 \mathrm{dBc} ; \mathrm{f}_{\text {data }}=80 \mathrm{MHz}$; $\mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz}$; PLL on
- Typical 0.95 W power dissipation at $4 \times$ interpolation
- Power-down and Sleep modes
- Differential scalable output current from 1.6 mA to 20 mA
- On-chip 1.29 V reference
- External analog offset control (10-bit auxiliary DACs)
- Internal digital offset control
- Inverse ( $\sin x$ ) / x function
- Fully compatible SPI port
- Industrial temperature range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## 3. Applications

- Wireless infrastructure: LTE, WiMAX, GSM, CDMA, WCDMA, TD-SCDMA

■ Communication: LMDS/MMDS, point-to-point

- Direct Digital Synthesis (DDS)
- Broadband wireless systems
- Digital radio links
- Instrumentation
- Automated Test Equipment (ATE)


## 4. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |
| DAC1005D650HW-C1 | HTQFP100 | plastic thermal enhanced thin quad flat package; 100 leads; <br> body $14 \times 14 \times 1 \mathrm{~mm}$; exposed die pad | SOT638-1 |



## 6. Pinning information

### 6.1 Pinning



Fig 2. Pin configuration

### 6.2 Pin description

Table 2. Pin description

| Symbol | Pin | Type ${ }^{[1]}$ | Description |
| :---: | :---: | :---: | :---: |
| $V_{\text {DDA }}$ (3V3) | 1 | P | analog supply voltage 3.3 V |
| AUXAP | 2 | O | auxiliary DAC B output current |
| AUXAN | 3 | O | complementary auxiliary DAC B output current |
| AGND | 4 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 5 | P | analog supply voltage 1.8 V |
| $V_{\text {DDA(1V8) }}$ | 6 | $P$ | analog supply voltage 1.8 V |
| AGND | 7 | G | analog ground |
| CLKP | 8 | 1 | clock input |
| CLKN | 9 | 1 | complementary clock input |
| AGND | 10 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 11 | P | analog supply voltage 1.8 V |
| d.n.c. | 12 | - | do not connect |
| d.n.c. | 13 | - | do not connect |
| TM1 | 14 | I/O | test mode 1 (to connect to DGND) |
| TMO | 15 | I/O | test mode 0 (to connect to DGND) |
| $\mathrm{V}_{\mathrm{DD}(10)(3 \mathrm{~V} 3)}$ | 16 | P | input/output buffers supply voltage 3.3 V |
| GNDIO | 17 | G | input/output buffers ground |
| 19 | 18 | 1 | I data input bit 9 (MSB) |
| 18 | 19 | 1 | I data input bit 8 |
| 17 | 20 | I | I data input bit 7 |
| 16 | 21 | 1 | I data input bit 6 |
| 15 | 22 | 1 | I data input bit 5 |
| 14 | 23 | 1 | I data input bit 4 |
| 13 | 24 | 1 | I data input bit 3 |
| 12 | 25 | 1 | I data input bit 2 |
| $\mathrm{V}_{\text {DDD(1V8) }}$ | 26 | P | digital supply voltage 1.8 V |
| DGND | 27 | G | digital ground |
| 11 | 28 | 1 | I data input bit 1 |
| 10 | 29 | 1 | I data input bit 0 (LSB) |
| n.c. | 30 | I | not connected |
| n.c. | 31 | I | not connected |
| $\mathrm{V}_{\text {DDD(1V8) }}$ | 32 | P | digital supply voltage 1.8 V |
| DGND | 33 | G | digital ground |
| n.c. | 34 | 1 | not connected |
| n.c. | 35 | 1 | not connected |
| $\mathrm{V}_{\text {DDD(1V8) }}$ | 36 | P | digital supply voltage 1.8 V |
| DGND | 37 | G | digital ground |
| TM2 | 38 | - | test mode 2 (to connect to DGND) |
| DGND | 39 | G | digital ground |

Table 2. Pin description ...continued

| Symbol | Pin | Type ${ }^{1]}$ | Description |
| :---: | :---: | :---: | :---: |
| $V_{\text {DDD }}$ (1V8) | 40 | P | digital supply voltage 1.8 V |
| Q9/SELIQ | 41 | I | $Q$ data input bit 9 (MSB) select IQ |
| Q8 | 42 | 1 | Q data input bit 8 |
| DGND | 43 | G | digital ground |
| $V_{\text {DDD }}$ (1V8) | 44 | P | digital supply voltage 1.8 V |
| Q7 | 45 | I | Q data input bit 7 |
| Q6 | 46 | I | Q data input bit 6 |
| Q5 | 47 | I | Q data input bit 5 |
| Q4 | 48 | 1 | Q data input bit 4 |
| DGND | 49 | G | digital ground |
| $\mathrm{V}_{\text {DDD }}$ (1V8) | 50 | $P$ | digital supply voltage 1.8 V |
| Q3 | 51 | I | Q data input bit 3 |
| Q2 | 52 | I | Q data input bit 2 |
| Q1 | 53 | I | Q data input bit 1 |
| Q0 | 54 | 1 | Q data input bit 0 (LSB) |
| n.c. | 55 | 1 | not connected |
| n.c. | 56 | 1 | not connected |
| n.c. | 57 | 1 | not connected |
| n.c. | 58 | 1 | not connected |
| GNDIO | 59 | G | input/output buffers ground |
| $\mathrm{V}_{\mathrm{DD}(10)(3 \mathrm{~V} 3)}$ | 60 | $P$ | input/output buffers supply voltage 3.3 V |
| TM3 | 61 | I/O | test mode 3 (to connect to DGND) |
| SDO | 62 | O | SPI data output |
| SDIO | 63 | I/O | SPI data input/output |
| SCLK | 64 | 1 | SPI clock |
| SCS_N | 65 | I | SPI chip select (active LOW) |
| RESET_N | 66 | I | general reset (active LOW) |
| d.n.c. | 67 | - | do not connect |
| VIRES | 68 | I/O | DAC biasing resistor |
| GAPOUT | 69 | I/O | bandgap input/output voltage |
| $V_{\text {DDA }}$ (1V8) | 70 | P | analog supply voltage 1.8 V |
| $V_{\text {DDA }}$ (1V8) | 71 | P | analog supply voltage 1.8 V |
| AGND | 72 | G | analog ground |
| AUXBN | 73 | 0 | complementary auxiliary DAC B output current |
| AUXBP | 74 | 0 | auxiliary DAC B output current |
| $V_{\text {DDA(3V3) }}$ | 75 | P | analog supply voltage 3.3 V |
| AGND | 76 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 77 | $P$ | analog supply voltage 1.8 V |
| AGND | 78 | G | analog ground |
| $\mathrm{V}_{\text {DDA(1V8) }}$ | 79 | P | analog supply voltage 1.8 V |

Table 2. Pin description ...continued

| Symbol | Pin | Type ${ }^{[1]}$ | Description |
| :---: | :---: | :---: | :---: |
| AGND | 80 | G | analog ground |
| $V_{\text {DDA(1V8 }}$ | 81 | P | analog supply voltage 1.8 V |
| AGND | 82 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 83 | P | analog supply voltage 1.8 V |
| AGND | 84 | G | analog ground |
| IOUTBN | 85 | 0 | complementary DAC B output current |
| IOUTBP | 86 | O | DAC B output current |
| AGND | 87 | G | analog ground |
| n.c. | 88 | - | not connected |
| AGND | 89 | G | analog ground |
| IOUTAP | 90 | 0 | DAC A output current |
| IOUTAN | 91 | 0 | complementary DAC A output current |
| AGND | 92 | G | analog ground |
| $V_{\text {DDA(1V8 }}$ | 93 | $P$ | analog supply voltage 1.8 V |
| AGND | 94 | G | analog ground |
| $V_{\text {DDA(1V8 }}$ | 95 | $P$ | analog supply voltage 1.8 V |
| AGND | 96 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 97 | P | analog supply voltage 1.8 V |
| AGND | 98 | G | analog ground |
| $V_{\text {DDA(1V8) }}$ | 99 | P | analog supply voltage 1.8 V |
| AGND | 100 | G | analog ground |
| AGND | $\mathrm{H}^{[2]}$ | G | analog ground |

[1] $P=$ power supply
G = ground
I = input
$\mathrm{O}=$ output.
[2] $\mathrm{H}=$ heatsink (exposed die pad to be soldered).

## 7. Limiting values

Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}(1 \mathrm{O})(3 \mathrm{~V} 3)}$ | input/output supply voltage (3.3 V) |  | -0.5 | +4.6 | V |
| $\mathrm{V}_{\text {DDA }}$ (3V3) | analog supply voltage (3.3 V) |  | -0.5 | +4.6 | V |
| $V_{\text {DDA }}$ (1V8) | analog supply voltage (1.8 V) |  | -0.5 | +3.0 | V |
| $V_{\text {DDD }}$ (1V8) | digital supply voltage (1.8 V) |  | -0.5 | +3.0 | V |
| $V_{1}$ | input voltage | pins CLKP, CLKN, VIRES and GAPOUT referenced to AGND | -0.5 | +3.0 | V |
|  |  | pins 19 to IO, Q9 to Q0, SDO, SDIO, SCLK, SCS_N and RESET_N referenced to GNDIO | -0.5 | +4.6 | V |
| $\mathrm{V}_{\mathrm{O}}$ | output voltage | pins IOUTAP, IOUTAN, IOUTBP, IOUTBN, AUXAP, AUXAN, AUXBP and AUXBN referenced to AGND | -0.5 | +4.6 | V |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -45 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 125 | ${ }^{\circ} \mathrm{C}$ |

## 8. Thermal characteristics

Table 4. Thermal characteristics

| Symbol | Parameter | Conditions |  | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{\text {th }(j-a)}$ | thermal resistance from junction to ambient |  | $[1]$ | 19.8 | K/W |
| $R_{\text {th }(j-c)}$ | thermal resistance from junction to case | $[1]$ | 7.7 | K/W |  |

[1] In compliance with JEDEC test board, in free air.

## 9. Characteristics

Table 5. Characteristics
$V_{D D A(1 V 8)}=V_{D D D(1 V 8)}=1.8 \mathrm{~V} ; V_{D D A(3 V 3)}=V_{D D(I 0)(3 V 3)}=3.3 \mathrm{~V} ; A G N D, D G N D$ and GNDIO shorted together;
$T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; typical values measured at $T_{\text {amb }}=25^{\circ} \mathrm{C} ; R_{L}=50 \Omega$; $I_{\mathrm{O}(\mathrm{fs})}=20 \mathrm{~mA}$; maximum sample rate; PLL on; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD} \text { (10)(3V3) }}$ | input/output supply voltage ( 3.3 V ) |  | 1 | 3.0 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {DDA(3V3) }}$ | analog supply voltage (3.3 V) |  | 1 | 3.0 | 3.3 | 3.6 | v |
| $\mathrm{V}_{\text {DDA(1V8) }}$ | analog supply voltage (1.8 V) |  | 1 | 1.7 | 1.8 | 1.9 | v |
| $V_{\text {DDD }}(1 \mathrm{~V} 8)$ | digital supply voltage (1.8 V) |  | 1 | 1.7 | 1.8 | 1.9 | v |
| $\mathrm{ImD}_{\text {(10) }}(3 \mathrm{~V} 3)$ | input/output supply current ( 3.3 V ) | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ;$ <br> $8 \times$ interpolation; NCO on | 1 | - | 5 | 13 | mA |
| $\mathrm{IDDA}^{\text {(3V3) }}$ | analog supply current (3.3 V) | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ;$ <br> $8 \times$ interpolation; NCO on | 1 | - | 48 | 26 | mA |
| $\mathrm{I}_{\mathrm{DDD}(1 \mathrm{~V} 8)}$ | digital supply current (1.8 V) | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ;$ <br> $8 \times$ interpolation; NCO on | 1 | - | 270 | 309 | mA |
| $\mathrm{IDDA}^{\text {(1V8) }}$ | analog supply current (1.8 V) | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps}$; <br> $8 \times$ interpolation; NCO on | 1 | - | 330 | 358 | mA |
| $\mathrm{I}_{\text {DD }}$ | digital supply current | for $\mathrm{x} /(\sin \mathrm{x})$ function only | 1 | - | 67 | - | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=320 \mathrm{Msps} ;$ $4 \times$ interpolation; NCO off; DAC B off | C | - | 0.53 | - | W |
|  |  | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=320 \mathrm{Msps} ;$ <br> $4 \times$ interpolation; NCO off | C | - | 0.82 | - | W |
|  |  | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=320 \mathrm{Msps}$; <br> $4 \times$ interpolation; NCO on | C | - | 0.94 | - | W |
|  |  | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps}$; <br> $8 \times$ interpolation; NCO off | C | - | 0.95 | - | W |
|  |  | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps}$; $8 \times$ interpolation; NCO on; all $V_{D D}$ | 1 | - | 1.18 | 1.4 | W |
|  |  | $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ;$ $8 \times$ interpolation; NCO low power on | C | - | 1.07 | - | W |
|  |  | Power-down mode |  |  |  |  |  |
|  |  | full power-down; all $\mathrm{V}_{\mathrm{DD}}$ | 1 | - | 0.08 | 0.13 | W |
|  |  | DAC A and DAC B Sleep mode; $8 \times$ interpolation; NCO on | 1 | - | 0.88 | - | W |

Table 5. Characteristics ...continued
$V_{D D A(1 V 8)}=V_{D D D(1 V 8)}=1.8 \mathrm{~V} ; V_{D D A(3 V 3)}=V_{D D(I 0)(3 V 3)}=3.3 \mathrm{~V} ; A G N D, D G N D$ and GNDIO shorted together;
$T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$; typical values measured at $T_{\text {amb }}=25^{\circ} \mathrm{C} ; R_{L}=50 \Omega$; I $I_{(f s)}=20 \mathrm{~mA}$; maximum sample rate; PLL on; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock inputs (CLKP and CLKN) ${ }^{\text {[2] }}$ |  |  |  |  |  |  |  |  |
| $V_{i}$ | input voltage | CLKP; or CLKN $\left\|\mathrm{V}_{\text {gpd }}\right\|<50 \mathrm{mV}$ | C | [3] | 825 | - | 1575 | mV |
| $V_{\text {idth }}$ | input differential threshold voltage | $\left\|\mathrm{V}_{\text {gpd }}\right\|<50 \mathrm{mV}$ | C | [3] | -100 | - | +100 | mV |
| $\mathrm{R}_{\mathrm{i}}$ | input resistance |  | D |  | - | 10 | - | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | D |  | - | 0.5 | - | pF |

Digital inputs (I0 to I13, Q0 to Q13)

| VIL | LOW-level input voltage |  | C | GNDIO | - | 1.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | C | 2.3 | - | $\mathrm{V}_{\mathrm{DD}(10)(3 \mathrm{~V} 3)}$ | V |
| $I_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=1.0 \mathrm{~V}$ | I | - | 40 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=2.3 \mathrm{~V}$ | 1 | - | 80 | - | $\mu \mathrm{A}$ |

Digital inputs (SDO, SDIO, SCLK, SCS_N and RESET_N)

| VIL | LOW-level input voltage |  | C | GNDIO | - | 1.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | C | 2.3 | - | $\mathrm{V}_{\mathrm{DD}(10)(3 \mathrm{~V} 3)}$ | V |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=1.0 \mathrm{~V}$ | 1 | - | 20 | - | nA |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=2.3 \mathrm{~V}$ | 1 | - | 20 | - | nA |

Analog outputs (IOUTAP, IOUTAN, IOUTBP and IOUTBN)

| $\mathrm{l}_{\mathrm{O} \text { (fs) }}$ | full-scale output current | register value $=00 \mathrm{~h}$ | C | - | 1.6 | - | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | default register | C | - | 20 | - | mA |
| $\mathrm{V}_{0}$ | output voltage | compliance range | C | 1.8 | - | $V_{\text {DDA }}$ (3V3) | V |
| $\mathrm{R}_{0}$ | output resistance |  | D | - | 250 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{0}$ | output capacitance |  | D | - | 3 | - | pF |
| $\mathrm{N}_{\text {DAC(mono) }}$ | DAC monotonicity | guaranteed | D | - | 8 | - | bit |
| $\Delta \mathrm{E}_{\mathrm{O}}$ | offset error variation |  | C | - | 6 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{E}_{\mathrm{G}}$ | gain error variation |  | C | - | 18 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Reference voltage output (GAPOUT) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O} \text { (ref) }}$ | reference output voltage | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | I | 1.24 | 1.29 | 1.34 | V |
| $\Delta \mathrm{V}_{\text {(ref) }}$ | reference output voltage variation |  | C | - | 117 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{l}_{0 \text { (ref) }}$ | reference output current | external voltage 1.25 V | D | - | 40 | - | $\mu \mathrm{A}$ |

Table 5. Characteristics ...continued
$V_{D D A(1 V 8)}=V_{D D D(1 V 8)}=1.8 \mathrm{~V} ; V_{D D A(3 V 3)}=V_{D D(I 0)(3 V 3)}=3.3 \mathrm{~V} ; A G N D, D G N D$ and GNDIO shorted together;
$T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$; typical values measured at $T_{\text {amb }}=25^{\circ} \mathrm{C} ; R_{L}=50 \Omega$; $I_{\mathrm{O}(f s)}=20 \mathrm{~mA}$; maximum sample rate; $P L L$ on; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog auxiliary outputs (AUXAP, AUXAN, AUXBP and AUXBN) |  |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{O}}(\mathrm{aux})$ | auxiliary output current | differential outputs | 1 | - | 2.2 | - | mA |
| $\mathrm{V}_{\text {(aux) }}$ | auxiliary output voltage | compliance range | C | 0 | - | 2 | V |
| $\mathrm{N}_{\mathrm{DAC}}($ aux $)$ mono | auxiliary DAC monotonicity | guaranteed | D | - | 10 | - | bit |
| Input timing (see Figure 10) |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {data }}$ | data rate | Dual-port mode input | C | - | - | 160 | MHz |
| $\mathrm{t}_{\text {w(CLK) }}$ | CLK pulse width |  | C | 1.5 | - | $\mathrm{T}_{\text {data }}-1.5$ | ns |
| $t_{\text {(i) }}$ | input hold time |  | C | 1.1 | - | - | ns |
| $\mathrm{t}_{\text {su(i) }}$ | input set-up time |  | C | 1.1 | - | - | ns |
| Output timing |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {s }}$ | sampling frequency |  | C | - | - | 650 | Msps |
| $t_{s}$ | settling time | to $\pm 0.5$ LSB | D | - | 20 | - | ns |


| $\mathrm{f}_{\mathrm{NCO}}$ | NCO frequency | register value $=00000000 \mathrm{~h}$ | D | - | 0 | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | register value $=$ FFFFFFFFFh | D | - | 640 | - | MHz |
| $\mathrm{f}_{\text {step }}$ | step frequency |  | D | - | 0.149 | - | Hz |

Low-power NCO frequency range; $\mathrm{f}_{\mathrm{DAC}}=640 \mathrm{MHz}$

| $\mathrm{f}_{\text {NCO }}$ | NCO frequency | register value $=00000000 \mathrm{~h}$ | D | - | 0 | - | MHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | register value $=\mathrm{F} 8000000 \mathrm{~h}$ | D | - | 620 | - | MHz |
| $\mathrm{f}_{\text {step }}$ | step frequency |  | D | - | 20 | - | MHz |

Dynamic performance; PLL on
SFDR spurious-free dynamic $f_{\text {data }}=80 \mathrm{MHz} ; f_{s}=320 \mathrm{Msps}$;

## range

$B=f_{\text {data }} / 2$
$\mathrm{f}_{\mathrm{o}}=35 \mathrm{MHz}$ at $0 \mathrm{dBFS} \quad \mathrm{C} \quad-\quad 82 \quad-\quad \mathrm{dBc}$
$\mathrm{f}_{\text {data }}=80 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps}$;
$B=f_{\text {data }} / 2$

| $\mathrm{f}_{\mathrm{o}}=4 \mathrm{MHz}$ at 0 dBFS | I | - | 76 | - | dBc |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz}$ at 0 dBFS | I | - | 75 | - | dBc |

$\mathrm{f}_{\text {data }}=160 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps}$;
$B=f_{\text {data }} / 2$
$\mathrm{f}_{\mathrm{o}}=70 \mathrm{MHz}$ at $0 \mathrm{dBFS} \quad \mathrm{C} \quad-\quad 82-\mathrm{dBc}$

Table 5. Characteristics ...continued
$V_{D D A(1 V 8)}=V_{D D D(1 V 8)}=1.8 \mathrm{~V} ; V_{D D A(3 V 3)}=V_{D D(I 0)(3 V 3)}=3.3 \mathrm{~V} ; A G N D, D G N D$ and GNDIO shorted together;
$T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; typical values measured at $T_{\text {amb }}=25^{\circ} \mathrm{C} ; R_{L}=50 \Omega$; I $I_{(f s)}=20 \mathrm{~mA}$; maximum sample rate; PLL on; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFDR ${ }_{\text {RBW }}$ | restricted bandwidth spurious-free dynamic range | $\begin{aligned} & \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=96 \mathrm{MHz} \text { at } \\ & 0 \text { dBFS } \end{aligned}$ |  |  |  |  |  |
|  |  | $\begin{aligned} & 2.51 \mathrm{MHz} \leq \mathrm{f}_{\text {offset }} \leq 2.71 \mathrm{MHz} \text {; } \\ & \mathrm{B}=30 \mathrm{kHz} \end{aligned}$ | I | - | -89 | -83 | dBc |
|  |  | $\begin{aligned} & 2.71 \mathrm{MHz} \leq \mathrm{f}_{\text {offset }} \leq 3.51 \mathrm{MHz} \text {; } \\ & \mathrm{B}=30 \mathrm{kHz} \end{aligned}$ | I | - | -88 | - | dBc |
|  |  | $\begin{aligned} & 3.51 \mathrm{MHz} \leq \mathrm{f}_{\text {offset }} \leq 4 \mathrm{MHz} \\ & \mathrm{~B}=30 \mathrm{kHz} \end{aligned}$ | I | - | -89 | -81 | dBc |
|  |  | $\begin{aligned} & 4 \mathrm{MHz} \leq \mathrm{f}_{\text {offset }} \leq 40 \mathrm{MHz} \\ & \mathrm{~B}=1 \mathrm{MHz} \end{aligned}$ | I | - | -83 | -67 | dBc |
| IMD3 | third-order intermodulation distortion | $\mathrm{f}_{\mathrm{s}}=320 \mathrm{Msps} ; 4 \times$ interpolation |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{o} 1}=49 \mathrm{MHz} ; \mathrm{f}_{\mathrm{o} 2}=51 \mathrm{MHz}$ | C | [4] - | 81 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{o} 1}=95 \mathrm{MHz} ; \mathrm{f}_{\mathrm{o} 2}=97 \mathrm{MHz}$ | C | [4] - | 80 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ; 8 \times$ interpolation |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{o} 1}=95 \mathrm{MHz} ; \mathrm{f}_{\mathrm{o} 2}=97 \mathrm{MHz}$ | 1 | [4] 67 | 79 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{o} 1}=152 \mathrm{MHz} ; \mathrm{f}_{\mathrm{o} 2}=154 \mathrm{MHz}$ | C | [4] - | 77 | - | dBc |
| ACPR | adjacent channel power ratio | $\begin{aligned} & \mathrm{f}_{\text {data }}=76.8 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=614.4 \\ & \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=96 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  |  | 1 carrier; B = 5 MHz | I | - | 64 | - | dB |
|  |  | 2 carriers; $\mathrm{B}=10 \mathrm{MHz}$ | C | - | 61 | - | dB |
|  |  | 4 carriers; $\mathrm{B}=20 \mathrm{MHz}$ | C | - | 60 | - | dB |
|  |  | $\begin{aligned} & \mathrm{f}_{\text {data }}=153.6 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=614.4 \\ & \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=115.2 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  |  | 1 carrier; B = 5 MHz | C | - | 67 | - | dB |
|  |  | 2 carriers; $\mathrm{B}=10 \mathrm{MHz}$ | C | - | 63 | - | dB |
|  |  | 4 carriers; $\mathrm{B}=20 \mathrm{MHz}$ | C | - | 60 | - | dB |
|  |  | $\begin{aligned} & \mathrm{f}_{\text {data }}=153.6 \mathrm{MHz} ; \mathrm{f}_{\mathrm{s}}=614.4 \\ & \mathrm{Msps} ; \mathrm{f}_{\mathrm{o}}=153.6 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  |  | 1 carrier; $\mathrm{B}=5 \mathrm{MHz}$ | C | - | 65 | - | dB |
|  |  | 2 carriers; $\mathrm{B}=10 \mathrm{MHz}$ | C | - | 63 | - | dB |
|  |  | 4 carriers; $\mathrm{B}=20 \mathrm{MHz}$ | C | - | 60 | - | dB |
| NSD | noise spectral density | $\begin{aligned} & \mathrm{f}_{\mathrm{s}}=640 \mathrm{Msps} ; 8 \times \text { interpolation; } \\ & \mathrm{f}_{\mathrm{o}}=19 \mathrm{MHz} \text { at } 0 \mathrm{dBFS} \end{aligned}$ |  |  |  |  |  |
|  |  | noise shaper disabled | C | - | -138 | - | $\mathrm{dBm} / \mathrm{Hz}$ |
|  |  | noise shaper enabled | C | - | -139 | - | $\mathrm{dBm} / \mathrm{Hz}$ |

[1] $D=$ guaranteed by design; C = guaranteed by characterization; I = $100 \%$ industrially tested.
[2] CLKP and CLKN inputs are at differential LVDS levels. An external differential resistor with a value of between $80 \Omega$ and $120 \Omega$ should be connected across the pins (see Figure 8).
[3] $\left|\mathrm{V}_{\text {gpd }}\right|$ represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground.
[4] IMD3 rejection with $-6 \mathrm{dBFS} /$ tone.

## 10. Application information

### 10.1 General description

The DAC1005D650 is a dual 10-bit DAC operating at up to 650 Msps. Each DAC consists of a segmented architecture, comprising a 6-bit thermometer sub-DAC and an 4-bit binary weighted sub-DAC.

With an input data rate of up to 160 MHz , and a maximum output sampling rate of 650 Msps , the DAC1005D650 allows more flexibility for wide bandwidth and multi-carrier systems. Combined with its quadrature modulator and its 32-bit NCO, the DAC1005D650 simplifies the frequency selection of the system. This is also possible because of the $2 \times$, $4 \times$ and $8 \times$ interpolation filters that remove undesired images.

Two modes are available for the digital input. In the Dual-port mode, each DAC uses its own data input line. In Interleaved mode, both DACs use the same data input line.

Each DAC generates two complementary current outputs on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN. This provides a full-scale output current ( $\mathrm{l}_{\mathrm{O}(\mathrm{fs})}$ ) up to 20 mA . An internal reference is available for the reference current which is externally adjustable using pin VIRES.

There are embedded features which provide analog offset correction (internal auxiliary DACs), digital offset control and gain adjustment. All the functions can be set using a SPI.

The DAC1005D650 operates at both 3.3 V and 1.8 V using separate digital and analog power supplies. The digital input is 3.3 V compliant and the clock input is LVDS compliant.

### 10.2 Serial interface (SPI)

### 10.2.1 Protocol description

The DAC1005D650 serial interface is a synchronous serial communication port allowing easy interfacing with many industry microprocessors. It provides access to the registers that define the operating modes of the chip in both write and read modes.

This interface can be configured as a 3-wire type (SDIO as bidirectional pin) or a 4-wire type (SDIO and SDO as unidirectional pin, input and output port respectively). In both configurations, SCLK acts as the serial clock, and SCS_N acts as the serial chip select bar. If several DAC1005D650 devices are connected to an application on the same SPI-bus, only a 3-wire type can be used.

Each read/write operation is sequenced by the SCS_N signal and enabled by a LOW assertion to drive the chip with between 2 to 5 bytes, depending on the content of the instruction byte (see Table 7).
 R/W indicates the mode access (see Table 6).
Fig 3. SPI protocol

Table 6. Read or Write mode access description

| R/W | Description |
| :--- | :--- |
| 0 | Write mode operation |
| 1 | Read mode operation |

In Table 7 N1 and N0 indicate the number of bytes transferred after the instruction byte.
Table 7. Number of bytes to be transferred

| N1 | N0 | Number of bytes |
| :--- | :--- | :--- |
| 0 | 0 | 1 byte transferred |
| 0 | 1 | 2 bytes transferred |
| 1 | 0 | 3 bytes transferred |
| 1 | 1 | 4 bytes transferred |

A0 to A4 indicates which register is being addressed. In the case of a multiple transfer, this address concerns the first register after which the next registers follow directly in decreasing order according to Table 9 "Register allocation map".

### 10.2.2 SPI timing description

SPI can operate at a frequency of up to 15 MHz . The SPI timing is shown in Figure 4.


Fig 4. SPI timing diagram

The SPI timing characteristics are given in Table 8.
Table 8. SPI timing characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency | - | - | 15 | MHz |
| $\mathrm{t}_{\text {w(SCLK) }}$ | SCLK pulse width | 30 | - | - | ns |
| $\mathrm{t}_{\text {su(SCS_N) }}$ | SCS_N set-up time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{h}(\text { SCS_N })}$ | SCS_N hold time | 20 | - | - | ns |
| $\mathrm{t}_{\text {su(SDIO) }}$ | SDIO set-up time | 10 | - | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (SDIO) }}$ | SDIO hold time | 5 | - | - | ns |
| $\mathrm{t}_{\mathrm{w}(\text { RESET_N })}$ | RESET_N pulse width | 30 | - | - | ns |

### 10.2.3 Detailed descriptions of registers

An overview of the details for all registers is provided in Table 9.


### 10.2.4 Registers detailed description

Please refer to Table 9 for a register overview and their default values. In the following tables, all default results are shown highlighted.

Table 10. COMMon register (address 00 h ) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 3W_SPI | R/W |  | serial interface bus type |
|  |  |  | 0 | 4 wire SPI |
|  |  |  | 1 | 3 wire SPI |
| 6 | SPI_RST | R/W |  | serial interface reset |
|  |  |  | 0 | no reset |
|  |  |  | 1 | performs a reset on all registers except 00h |
| 5 | CLK_SEL | R/W |  | data input latch |
|  |  |  | 0 | at CLK rising edge |
|  |  |  | 1 | at CLK falling edge |
| 3 | MODE_SEL | R/W |  | input data mode |
|  |  |  | 0 | dual-port |
|  |  |  | 1 | interleaved |
| 2 | CODING | R/W |  | coding |
|  |  |  | 0 | binary |
|  |  |  | 1 | two's compliment |
| 1 | IC_PD | R/W |  | power-down |
|  |  |  | 0 | disabled |
|  |  |  | 1 | all circuits (digital and analog, except SPI) are switched off |
| 0 | GAP_PD | R/W |  | internal bandgap power-down |
|  |  |  | 0 | power-down disabled |
|  |  |  | 1 | internal bandgap references are switched off |

Table 11. TXCFG register (address 01 h ) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | NCO_ON | R/W |  | NCO |
|  |  |  | $0^{\prime}$ | disabled (the NCO phase is reset to $0^{\circ}$ ) |

Table 11. TXCFG register (address 01h) bit description ...continued Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 4 to 2 | MODULATION[2:0] | R/W |  | modulation |
|  |  |  | 000 | dual DAC: no modulation |
|  |  |  | 001 | positive upper single sideband up-conversion |
|  |  |  | 010 | positive lower single sideband up-conversion |
|  |  |  | 011 | negative upper single sideband up-conversion |
|  |  |  | 100 | negative lower single sideband up-conversion |
| 1 to 0 | INTERPOLATION[1:0] | R/W |  | interpolation |
|  |  |  | 01 | $\mathrm{f}_{\mathrm{s}}=2 \mathrm{f}_{\mathrm{clk}}$ |
|  |  |  | 10 | $\mathrm{f}_{\mathrm{s}}=4 \mathrm{f}_{\mathrm{clk}}$ |
|  |  |  | 11 | $\mathrm{f}_{\mathrm{s}}=8 \mathrm{f}_{\mathrm{clk}}$ |

Table 12. PLLCFG register (address 02h) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | PLL_PD | R/W |  | PLL |
|  |  |  | 0 | switched on |
|  |  |  | 1 | switched off |
| 5 | PLL_DIV_PD | R/W |  | PLL divider |
|  |  |  | 0 | switched on |
|  |  |  | 1 | switched off |
| 4 to 3 | PLL_DIV[1:0] | R/W |  | PLL divider factor |
|  |  |  | 00 | $\mathrm{f}_{\mathrm{s}}=2 \times \mathrm{f}_{\text {clk }}$ |
|  |  |  | 01 | $\mathrm{f}_{\mathrm{s}}=4 \times \mathrm{f}_{\mathrm{clk}}$ |
|  |  |  | 10 | $\mathbf{f s}=\mathbf{8} \boldsymbol{¥} \mathbf{f c l k}$ |
| 2 to 1 | PLL_PHASE[1:0] | R/W |  | PLL phase shift of $\mathrm{f}_{\mathrm{s}}$ |
|  |  |  | 00 | 0× |
|  |  |  | 01 | $120^{\circ}$ |
|  |  |  | 10 | $240^{\circ}$ |
| 0 | PLL_POL | R/W |  | DAC clock edge |
|  |  |  | 0 | normal |
|  |  |  | 1 | inverted |

Table 13. FREQNCO_LSB register (address 03h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | FREQ_NCO[7:0] | R/W | - | lower 8 bits for the NCO frequency setting |

Table 14. FREQNCO_LISB register (address 04h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | FREQ_NCO[15:8] | R/W | - | lower intermediate 8 bits for the NCO <br> frequency setting |

Table 15. FREQNCO_UISB register (address 05h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | FREQ_NCO[23:16] | R/W | - | upper intermediate 8 bits for the NCO <br> frequency setting |

Table 16. FREQNCO_MSB register (address 06h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | FREQ_NCO[31:24] | R/W | - | most significant 8 bits for the NCO frequency <br> setting |

Table 17. PHINCO_LSB register (address 07h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | PH_NCO[7:0] | R/W | - | lower 8 bits for the NCO phase setting |

Table 18. PHINCO_MSB register (address 08h) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | PH_NCO[15:8] | R/W | - | most significant 8 bits for the NCO phase setting |

Table 19. DAC_A_Cfg_1 register (address 09h) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | DAC_A_PD | R/W |  | DAC A power |
|  |  |  | 0 | on |
|  |  |  | 1 | off |
| 6 | DAC_A_SLEEP | R/W |  | DAC A Sleep mode |
|  |  |  | 0 | disabled |
|  |  |  | 1 | enabled |
| 5 to 3 | DAC_A_OFFSET[2:0] | R/W | - | lower 3 bits for the DAC A offset |

Table 20. DAC_A_Cfg_2 register (address 0Ah) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 6 | DAC_A_GAIN_COARSE[1:0] | R/W | - | least significant 2 bits for the DAC A gain <br> setting for coarse adjustment |
| 5 to 0 | DAC_A_GAIN_FINE[5:0] | R/W | - | the 6 bits for the DAC A fine adjustment <br> gain setting |

Table 21. DAC_A_Cfg_3 register (address 0Bh) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 6 | DAC_A_GAIN_COARSE[3:2] | R/W | - | most significant 2 bits for the DAC A <br> gain setting for coarse adjustment |
| 5 to 0 | DAC_A_OFFSET[8:3] | R/W | - | most significant 6 bits for the DAC A <br> offset |

Table 22. DAC_B_Cfg_1 register (address 0 Ch ) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | DAC_B_PD | R/W |  | DAC B power |
|  |  |  | 0 | on |
|  |  |  | 1 | off |
| 6 | DAC_B_SLEEP | R/W |  | DAC B Sleep mode |
|  |  |  | 0 | disabled |
|  |  |  | 1 | enabled |
| 5 to 3 | DAC_B_OFFSET[2:0] | R/W |  | lower 3 bits for the DAC B offset |

Table 23. DAC_B_Cfg_2 register (address 0Dh) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 6 | DAC_B_GAIN_COARSE[1:0] | R/W | - | less significant 2 bits for the DAC B gain <br> setting for coarse adjustment |
| 5 to 0 | DAC_B_GAIN_FINE[5:0] | R/W | - | the 6 bits for the DAC B gain setting for <br> fine adjustment |

Table 24. DAC_B_Cfg_3 register (address 0Eh) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 6 | DAC_B_GAIN_COARSE[3:2] | R/W | - | most significant 2 bits for the DAC B <br> gain setting for coarse adjustment |
| 5 to 0 | DAC_B_OFFSET[8:3] | R/W | - | most significant 6 bits for the DAC B <br> offset |

Table 25. DAC_Cfg register (address 0Fh) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 1 | MINUS_3DB | R/W |  | NCO gain |
|  |  |  | $\mathbf{0}$ | unity |
| 0 | NOISE_SHPER | R/W |  | noise shaper |
|  |  |  | $\mathbf{0}$ | disabled |
|  |  |  | 1 | enabled |

Table 26. DAC_A_Aux_MSB register (address 1Ah) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | AUX_A[9:2] | R/W | - | most significant 8 bits for the auxiliary DAC A |

Table 27. DAC_A_Aux_LSB register (address 1Bh) bit description
Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | AUX_A_PD | R/W |  | auxiliary DAC A power |
|  |  |  | 0 | on |
|  |  |  | 1 | off |
| 1 to 0 | AUX_A[1:0] | R/W |  | lower 2 bits for the auxiliary DAC A |

Table 28. DAC_B_Aux_MSB register (address 1Ch) bit description

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 to 0 | AUX_B[9:2] | R/W | - | most significant 8 bits for the auxiliary DAC B |

Table 29. DAC_B_Aux_LSB register (address 1Dh) bit description Default settings are shown highlighted.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | AUX_B_PD | R/W |  | auxiliary DAC B power |
|  |  |  | $\frac{0}{1}$ | on |
|  |  |  | 1 | off |
| 1 to 0 | AUX_B[1:0] | R/W |  | lower 2 bits for the auxiliary DAC B |

### 10.3 Input data

The setting applied to MODE_SEL (register 00h[3]; see Table 10 on page 17) defines whether the DAC1005D650 operates in the Dual-port mode or in the Interleaved mode (see Table 30).

Table 30. Mode selection

| Bit 3 setting | Function | I9 to IO | Q9 to Q0 |
| :--- | :--- | :--- | :--- |
| 0 | Dual-port mode (pin Q9) | active | active |
| 1 | Interleaved mode (pin SELIQ) | active | off |

### 10.3.1 Dual-port mode

The data input for Dual-port mode operation is shown in Figure 5 "Dual-port mode". Each DAC has its own independent data input. The data enters the input latch on the rising edge of the internal clock signal and is transferred to the DAC latch.

n in $\mathrm{Qn}=0$ to 9 and for In is 0 to 9 .
Fig 5. Dual-port mode

### 10.3.2 Interleaved mode

The data input for Interleaved mode operation is shown in Figure 6 "Interleaved mode operation".


In the Interleaved mode, both DACs use the same data input at twice the Dual-port mode frequency. Data enters the latch on the rising edge of the internal clock signal. The data is sent to either latch I or latch Q, see Figure 6 "Interleaved mode operation" and Figure 7 "Interleaved mode timing ( 8 x interpolation, latch on rising edge)".

The SELIQ input (pin 41) allows the synchronization of the internally de-multiplexed I and $Q$ channels.


Fig 7. Interleaved mode timing ( $8 x$ interpolation, latch on rising edge)
SELIQ can be either a synchronous or asynchronous (single rising edge, single pulse) signal. The first data bits following the SELIQ rising edge are sent in channel I and the following data bits are sent in channel Q. After this, the data is distributed alternately between both channels.

### 10.4 Input clock

The DAC1005D650 can operate with a clock frequency of 160 MHz in the Dual-port mode and up to 320 MHz in the Interleaved mode. The input clock is LVDS (see Figure 8) but it can also be interfaced with CML (see Figure 9).


Fig 8. LVDS clock configuration


Fig 9. Interfacing CML to LVDS

### 10.5 Timing

The DAC1005D650 can operate at an update rate ( $\mathrm{f}_{\mathrm{s}}$ ) of up to 650 Msps and with an input data rate ( $\mathrm{f}_{\text {data }}$ ) of up to 160 MHz . The input timing is shown in Figure 10 "Input timing diagram".

n in $\mathrm{Qn}=0$ to 9 and for In is 0 to 9 .
Fig 10. Input timing diagram
The typical performances are measured at $50 \%$ duty cycle but any timing within the limits of the characteristics will not alter the performance.

In Table 31 "Frequencies", the links between internal and external clocking are defined. The setting applied to PLL_DIV[1:0] (register 02h[4:3]; see Table 12 "PLLCFG register (address 02 h ) bit description") allows the frequency between the digital part and the DAC core to be adjusted.

Table 31. Frequencies

| Mode | CLK input <br> $\mathbf{( M H z )}$ | Input data rate <br> $(\mathbf{M H z})$ | Interpolation | Update rate <br> $(\mathbf{M s p s})$ | PLL_DIV[1:0] |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Dual-port | 160 | 160 | $2 \times$ | 320 | $01(/ 4)$ |
| Dual-port | 160 | 160 | $4 \times$ | 640 | $01(/ 4)$ |
| Dual-port | 80 | 80 | $8 \times$ | 640 | $10(/ 8)$ |
| Interleaved | 320 | 320 | $2 \times$ | 320 | $00(/ 2)$ |
| Interleaved | 320 | 320 | $4 \times$ | 640 | $00(/ 2)$ |
| Interleaved | 160 | 160 | $8 \times$ | 640 | $01(/ 4)$ |

The settings applied to PLL_PHASE[1:0] (register 02h[2:1]) and PLL_POL (register $02 \mathrm{~h}[0]$ ), allows adjustment of the phase and polarity of the sampling clock. This occurs at the input of the DAC core and depends mainly on the sampling frequency. Some examples are given in Table 32 "Sample clock phase and polarity examples".

Table 32. Sample clock phase and polarity examples

| Mode | Input data rate <br> $(\mathbf{M H z})$ | Interpolation | Update rate <br> $(\mathbf{M s p s})$ | PLL_PHASE <br> $[1: 0]$ | PLL_POL |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Dual-port | 80 | $2 \times$ | 160 | 01 | 1 |
| Dual-port | 80 | $4 \times$ | 320 | 01 | 0 |
| Dual-port | 80 | $8 \times$ | 640 | 01 | 1 |
| Interleaved | 160 | $2 \times$ | 160 | 01 | 1 |
| Interleaved | 160 | $4 \times$ | 320 | 01 | 0 |
| Interleaved | 160 | $8 \times$ | 640 | 01 | 1 |

### 10.6 FIR filters

The DAC1005D650 integrates three selectable Finite Impulse Response (FIR) filters which enable the device to use interpolation rates of $2 \times, 4 \times$ or $8 \times$.

All three interpolation filters have a stop-band attenuation of at least 80 dBc and a pass-band ripple of less than 0.0005 dB .

The coefficients of the interpolation filters are given in Table 33 "Interpolation filter coefficients".

Dual 10 -bit DAC, up to 650 Msps ; $2 \times 4 \times$ and $8 \times$ interpolating

Table 33. Interpolation filter coefficients

| First interpolation filter ${ }^{[1]}$ |  |  | Second interpolation filter ${ }^{[1]}$ |  |  | Third interpolation filter ${ }^{[1]}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lower | Upper | Value | Lower | Upper | Value | Lower | Upper | Value |
| H(1) | H(55) | -4 | H(1) | H(23) | -2 | H(1) | H(15) | -39 |
| H(2) | H(54) | 0 | H(2) | $\mathrm{H}(22)$ | 0 | H(2) | H(14) | 0 |
| H(3) | H(53) | 13 | H(3) | H(21) | 17 | H(3) | H(13) | 273 |
| H(4) | H(52) | 0 | H(4) | H(20) | 0 | H(4) | H(12) | 0 |
| H(5) | H(51) | -34 | H(5) | $\mathrm{H}(19)$ | -75 | H(5) | $\mathrm{H}(11)$ | -1102 |
| H(6) | H(50) | 0 | H(6) | $\mathrm{H}(18)$ | 0 | H(6) | H(10) | 0 |
| H(7) | H(49) | 72 | H(7) | H(17) | 238 | H(7) | H(9) | 4964 |
| $\mathrm{H}(8)$ | H(48) | 0 | H (8) | $\mathrm{H}(16)$ | 0 | H (8) | - | 8192 |
| H(9) | H(47) | -138 | H(9) | $\mathrm{H}(15)$ | -660 | - | - | - |
| H(10) | H(46) | 0 | H(10) | H(14) | 0 | - | - | - |
| H(11) | H(45) | 245 | H(11) | H(13) | 2530 | - | - | - |
| H(12) | H(44) | 0 | $\mathrm{H}(12)$ | - | 4096 | - | - | - |
| H(13) | H(43) | -408 | - | - | - | - | - | - |
| H(14) | H(42) | 0 | - | - | - | - | - | - |
| H(15) | H(41) | 650 | - | - | - | - | - | - |
| H(16) | H(40) | 0 | - | - | - | - | - | - |
| H(17) | H(39) | -1003 | - | - | - | - | - | - |
| H(18) | H(38) | 0 | - | - | - | - | - | - |
| H(19) | H(37) | 1521 | - | - | - | - | - | - |
| H(20) | H(36) | 0 | - | - | - | - | - | - |
| H(21) | H(35) | -2315 | - | - | - | - | - | - |
| H(22) | H(34) | 0 | - | - | - | - | - | - |
| H(23) | H(33) | 3671 | - | - | - | - | - | - |
| H(24) | H(32) | 0 | - | - | - | - | - | - |
| H(25) | H(31) | -6642 | - | - | - | - | - | - |
| H(26) | H(30) | 0 | - | - | - | - | - | - |
| H(27) | $\mathrm{H}(29)$ | 20756 | - | - | - | - | - | - |
| H(28) |  | 32768 | - | - | - | - | - | - |

[1] $H(n)$ is the digital filter coefficient.

