imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Dual 14-bit DAC, up to 750 Msps; 4x and 8x interpolating

Rev. 06 — 2 July 2012

Product data sheet

General description 1.

The DAC1405D750 is a high-speed 14-bit dual channel Digital-to-Analog Converter (DAC) with selectable 4× or 8× interpolating filters optimized for multi-carrier wireless transmitters.

Thanks to its digital on-chip modulation, the DAC1405D750 allows the complex I and Q inputs to be converted from BaseBand (BB) to IF. The mixing frequency is adjusted via a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO) and the phase is controlled by a 16-bit register.

Two modes of operation are available: separate data ports or a single interleaved high-speed data port. In the Interleaved mode, the input data stream is demultiplexed into its original I and Q data and then latched.

A 4 \times and 8 \times clock multiplier enables the DAC1405D750 to provide the appropriate internal clocks from the internal PLL. The internal PLL can be bypassed enabling the use of an external high frequency clock. The voltage regulator enables adjustment of the output full-scale current.

2. Features and benefits

- Dual 14-bit resolution
- 750 Msps maximum update rate
- Selectable 4× or 8× interpolation filters Typical 1.2 W power dissipation at 4×
- Input data rate up to 185 Msps
- 32-bit programmable NCO frequency
- Dual port or Interleaved data modes
- 1.8 V and 3.3 V power supplies
- LVDS compatible clock
- Two's complement or binary offset data format
- 1.8 V/3.3 V CMOS input data buffers

- IMD3: 74 dBc; f_s = 737.28 Msps; f_o = 140 MHz
- ACPR: 72 dBc; 2-carrier WCDMA; f_s = 737.28 Msps; f_o = 153.6 MHz
- interpolation, PLL off and 740 Msps
- Power-down and Sleep modes
- Very low noise cap-free integrated PLL Differential scalable output current from 1.6 mA to 22 mA
 - On-chip 1.29 V reference
 - External analog offset control (10-bit auxiliary DACs)
 - Internal digital offset control
 - Inverse x / (sin x) function
 - Fully compatible SPI port
 - Industrial temperature range from -40 °C to +85 °C



3. Applications

- Wireless infrastructure: LTE, WiMAX, GSM, CDMA, WCDMA, TD-SCDMA
- Communication: LMDS/MMDS, point-to-point
- Direct Digital Synthesis (DDS)
- Broadband wireless systems
- Digital radio links
- Instrumentation
- Automated Test Equipment (ATE)

4. Ordering information

Table 1.Ordering information

Type number	Package					
	Name	Description	Version			
DAC1405D750HW	HTQFP100	plastic thermal enhanced thin quad flat package; 100 leads; body $14 \times 14 \times 1$ mm; exposed die pad	SOT638-1			


5. **Block diagram**

Rev.


. 66

T

2 July 2012



Dual 14-bit DAC, up to 750 Msps; $4\times$ and $8\times$ interpolating DAC1405D750




© IDT 2012. All rights reserved.

Fig 1.

Dual 14-bit DAC, up to 750 Msps; 4× and 8× interpolating

6. Pinning information

6.1 Pinning



Dual 14-bit DAC, up to 750 Msps; $4 \times$ and $8 \times$ interpolating

6.2 Pin description

Table 2.	Pin descript	ion		
Symbol	Pin	Type ^[1]	Description	
V _{DDA(3V3)}	1	Р	analog supply voltage 3.3 V	
AUXAP	2	0	auxiliary DAC B output current	
AUXAN	3	0	complementary auxiliary DAC B output current	
AGND	4	G	analog ground	
V _{DDA(1V8)}	5	Р	analog supply voltage 1.8 V	
V _{DDA(1V8)}	6	Р	analog supply voltage 1.8 V	
AGND	7	G	analog ground	
CLKP	8	I	clock input	
CLKN	9	I	complementary clock input	
AGND	10	G	analog ground	
V _{DDA(1V8)}	11	Р	analog supply voltage 1.8 V	
SYNCP	12	0	synchronous clock output	
SYNCN	13	0	complementary synchronous clock output	
TM1	14	I/O	test mode 1 (connected to DGND)	
TM0	15	I/O	test mode 0 (connected to DGND)	
V _{DD(IO)(3V3}	₎ 16	Р	input/output buffers supply voltage 3.3 V	
GNDIO	17	G	input/output buffers ground	
113	18	I	I data input bit 13 (MSB)	
112	19	I	I data input bit 12	
111	20	Ι	I data input bit 11	
110	21	I	I data input bit 10	
19	22	I	I data input bit 9	
18	23	I	I data input bit 8	
17	24	I	I data input bit 7	
16	25	I	I data input bit 6	
V _{DDD(1V8)}	26	Р	digital supply voltage 1.8 V	
DGND	27	G	digital ground	
15	28	I	I data input bit 5	
14	29	Ι	I data input bit 4	
13	30	I	I data input bit 3	
12	31	I	I data input bit 2	
V _{DDD(1V8)}	32	Р	digital supply voltage 1.8 V	
DGND	33	G	digital ground	
11	34	Ι	I data input bit 1	
10	35	I	I data input bit 0 (LSB)	
V _{DDD(1V8)}	36	Р	digital supply voltage 1.8 V	
DGND	37	G	digital ground	
TM2	38	-	test mode 2 (to connect to DGND)	
DGND	39	G	digital ground	

Dual 14-bit DAC, up to 750 Msps; $4 \times$ and $8 \times$ interpolating

		otionconti		
Symbol	Pin	Type ^[1]	Description	
V _{DDD(1V8)}	40	Р	digital supply voltage 1.8 V	
Q13/SELIQ	41	I	Q data input bit 13 (MSB)/select IQ in Interleaved mode	
Q12	42	Ι	Q data input bit 12	
DGND	43	G	digital ground	
V _{DDD(1V8)}	44	Р	digital supply voltage 1.8 V	
Q11	45	l	Q data input bit 11	
Q10	46	I	Q data input bit 10	
Q9	47	I	Q data input bit 9	
Q8	48	I	Q data input bit 8	
DGND	49	G	digital ground	
V _{DDD(1V8)}	50	Р	digital supply voltage 1.8 V	
Q7	51	l	Q data input bit 7	
Q6	52	l	Q data input bit 6	
Q5	53	I	Q data input bit 5	
Q4	54	I	Q data input bit 4	
Q3	55	I	Q data input bit 3	
Q2	56	I	Q data input bit 2	
Q1	57	I	Q data input bit 1	
Q0	58	I	Q data input bit 0 (LSB)	
GNDIO	59	G	input/output buffers ground	
V _{DD(IO)(3V3)}	60	Р	input/output buffers supply voltage 3.3 V	
TM3	61	I/O	test mode 3 (to connect to DGND)	
SDO	62	0	SPI data output	
SDIO	63	I/O	SPI data input/output	
SCLK	64	I	SPI clock input	
SCS_N	65	I	SPI chip select (active LOW)	
RESET N	66	I	general reset (active LOW)	
d.n.c.	67	-	do not connect	
VIRES	68	I/O	DAC biasing resistor	
GAPOUT	69	I/O	bandgap input/output voltage	
V _{DDA(1V8)}	70	P	analog supply voltage 1.8 V	
V _{DDA(1V8)}	71	Р	analog supply voltage 1.8 V	
AGND	72	G	analog ground	
AUXBN	73	0	auxiliary DAC B output current	
AUXBP	74	0	complementary auxiliary DAC B output current	
V _{DDA(3V3)}	75	P	analog supply voltage 3.3 V	
AGND	76	G	analog ground	
V _{DDA(1V8)}	77	P	analog supply voltage 1.8 V	
AGND	78	G	analog ground	
V _{DDA(1V8)}	79	P	analog supply voltage 1.8 V	
• DDA(1V8)	13	1	analog supply voltage 1.0 v	

Dual 14-bit DAC, up to 750 Msps; $4 \times$ and $8 \times$ interpolating

Table 2.	Pin descript	tionconti	nued
Symbol	Pin	Type ^[1]	Description
V _{DDA(1V8)}	81	Р	analog supply voltage 1.8 V
AGND	82	G	analog ground
V _{DDA(1V8)}	83	Р	analog supply voltage 1.8 V
AGND	84	G	analog ground
IOUTBN	85	0	complementary DAC B output current
IOUTBP	86	0	DAC B output current
AGND	87	G	analog ground
n.c.	88	-	not connected
AGND	89	G	analog ground
IOUTAP	90	0	DAC A output current
IOUTAN	91	0	complementary DAC A output current
AGND	92	G	analog ground
V _{DDA(1V8)}	93	Р	analog supply voltage 1.8 V
AGND	94	G	analog ground
V _{DDA(1V8)}	95	Р	analog supply voltage 1.8 V
AGND	96	G	analog ground
V _{DDA(1V8)}	97	Р	analog supply voltage 1.8 V
AGND	98	G	analog ground
V _{DDA(1V8)}	99	Р	analog supply voltage 1.8 V
AGND	100	G	analog ground
AGND	H ^[2]	G	analog ground

[1] P = power supply

G = ground

I = input

O = output

[2] H = heatsink (exposed die pad to be soldered)

Dual 14-bit DAC, up to 750 Msps; $4 \times$ and $8 \times$ interpolating

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DD(IO)(3V3)}	input/output supply voltage (3.3 V)		-0.5	+4.6	V
V _{DDA(3V3)}	analog supply voltage (3.3 V)		-0.5	+4.6	V
V _{DDA(1V8)}	analog supply voltage (1.8 V)		-0.5	+3.0	V
V _{DDD(1V8)}	digital supply voltage (1.8 V)		-0.5	+3.0	V
VI	input voltage	pins CLKP, CLKN, VIRES and GAPOUT referenced to pin AGND	-0.5	+3.0	V
		pins I13 to I0, Q13 to Q0, SDO, SDIO, SCLK, SCS_N and RESET_N referenced to GNDIO	-0.5	+4.6	V
Vo	output voltage	pins IOUTAP, IOUTAN, IOUTBP, IOUTBN, AUXAP, AUXAN, AUXBP and AUXBN referenced to pin AGND	-0.5	+4.6	V
		pins SYNCP and SYNCN referenced to pin AGND	-0.5	+3.0	V
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
Tj	junction temperature		-	125	°C

8. Thermal characteristics

Table 4.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient		^[1] 19.8	K/W
R _{th(j-c)}	thermal resistance from junction to case		^[1] 7.7	K/W

[1] In compliance with JEDEC test board, in free air.

9. Characteristics

Table 5. Characteristics

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 V; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 V; AGND, DGND and GNDIO shorted together;$ $<math>T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C; \text{ typical values measured at } T_{amb} = 25 \ ^{\circ}C; R_L = 50 \ ^{\circ}\Omega \text{ differential}; I_{O(fs)} = 20 \ mA; PLL \text{ off unless otherwise specified.}$

Symbol	Parameter	Conditions	Test ^[1]	Min	Тур	Мах	Unit
V _{DD(IO)(3V3)}	input/output supply voltage (3.3 V)		I	3.0	3.3	3.6	V
V _{DDA(3V3)}	analog supply voltage (3.3 V)		I	3.0	3.3	3.6	V
V _{DDA(1V8)}	analog supply voltage (1.8 V)		I	1.7	1.8	1.9	V
V _{DDD(1V8)}	digital supply voltage (1.8 V)		I	1.7	1.8	1.9	V
I _{DD(IO)(3V3)}	input/output supply current (3.3 V)	$\begin{array}{l} f_{o} = 19 \; \text{MHz;} \\ f_{s} = 740 \; \text{Msps;} \\ 4 \times \; \text{interpolation;} \\ \text{NCO on} \end{array}$	I	-	0.5	0.7	mA
I _{DDA(3V3)}	analog supply current (3.3 V)	$\begin{array}{l} f_{o} = 19 \; \text{MHz;} \\ f_{s} = 740 \; \text{Msps;} \\ 4 \times \; \text{interpolation;} \\ \text{NCO on} \end{array}$	I	-	44	50	mA
I _{DDD(1V8)}	digital supply current (1.8 V)	$\begin{array}{l} f_{o} = 19 \; \text{MHz;} \\ f_{s} = 740 \; \text{Msps;} \\ 4 \times \; \text{interpolation;} \\ \text{NCO on} \end{array}$	I	-	181	210	mA
I _{DDA(1V8)}	analog supply current (1.8 V)	$\begin{array}{l} f_{o} = 19 \; \text{MHz;} \\ f_{s} = 740 \; \text{Msps;} \\ 4 \times \; \text{interpolation;} \\ \text{NCO on} \end{array}$	I	-	360	391	mA
I _{DDD}	digital supply current	for x / (sin x) function only	I	-	70	-	mA
P _{tot}	total power dissipation	f _o = 19 MHz; f _s = 740 Msps					
		4× interpolation					
		NCO off; DAC B off	С	-	0.74	-	W
		NCO off	С	-	0.89	-	W
		NCO on; all V_{DD}	С	-	1.12	1.32	W
		8× interpolation					
		NCO on	I	-	1.11	-	W
		Power-down mode:					
		full power-down; all V _{DD}	I	-	0.03	0.06	W
		DAC A and DAC B Sleep mode; NCO on	I	-	0.63	-	W

Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together;}$ $T_{amb} = -40 \degree \text{C}$ to +85 \degree ; typical values measured at $T_{amb} = 25 \degree$; $R_L = 50 \Omega$ differential; $I_{O(fs)} = 20 \text{ mA}$; PLL off unless otherwise specified.

Symbol	Parameter	Conditions	Test ^[1]	Min	Тур	Max	Unit
Clock input	s (CLKP and CLKN) ^[2]						
Vi	input voltage	CLKN $ V_{gpd} < 50 \text{ mV or}$ CLKP	С	^[3] 825	-	1575	mV
V _{idth}	input differential threshold voltage	$ V_{gpd} < 50 \text{ mV}$	С	^[3] –100	-	+100	mV
R _i	input resistance		D	-	10	-	MΩ
Ci	input capacitance		D	-	0.5	-	pF
Clock output	uts (SYNCP and SYNCN)						
V _{o(cm)}	common-mode output voltage		С	-	V _{DDA(1V8)} - 0.3	-	V
V _{O(dif)}	differential output voltage		С	-	1.2	-	V
R _o	output resistance		D	-	80	-	Ω
Digital inpu	ts (I0 to I13, Q0 to Q13)						
V _{IL}	LOW-level input voltage		С	GNDIO	-	0.8	V
V _{IH}	HIGH-level input voltage		С	1.6	-	V _{DD(IO)(3V3)}	V
IIL	LOW-level input current	V _{IL} = 0.8 V	I	-	60	-	μA
I _{IH}	HIGH-level input current	V _{IH} = 2.3 V	I	-	80	-	μA
Digital inpu	ts (SDO, SDIO, SCLK, SCS_I	N and RESET_N)					
V _{IL}	LOW-level input voltage		С	GNDIO	-	1.0	V
V _{IH}	HIGH-level input voltage		С	2.3	-	V _{DD(IO)(3V3)}	V
I _{IL}	LOW-level input current	V _{IL} = 1.0 V	I	-	20	-	nA
I _{IH}	HIGH-level input current	V _{IH} = 2.3 V	I	-	20	-	nA
Analog out	puts (IOUTAP, IOUTAN, IOUT	BP and IOUTBN)					
I _{O(fs)}	full-scale output current	register value = 00h	С	-	1.6	-	mA
		default register	С	-	20	-	mA
Vo	output voltage	compliance range	С	1.8	-	V _{DDA(3V3)}	V
R _o	output resistance		D	-	250	-	kΩ
Co	output capacitance		D	-	3	-	pF
ΔE_{O}	offset error variation		С	-	6	-	ppm/°0
ΔE_{G}	gain error variation		С	-	18	-	ppm/°0
Reference	voltage output (GAPOUT)						
V _{O(ref)}	reference output voltage	T _{amb} = 25 °C	I	1.24	1.29	1.34	V
$\Delta V_{O(ref)}$	reference output voltage variation		С	-	117	-	ppm/°C
I _{O(ref)}	reference output current	external voltage 1.25 V	D	-	40	-	μA
Analog aux	iliary outputs (AUXAP, AUXA	N, AUXBP and AUXBN)					
I _{O(aux)}	auxiliary output current	differential outputs	I	-	2.2	-	mA
V _{O(aux)}	auxiliary output voltage	compliance range	С	0	-	2	V
N _{DAC(aux)} mon	auxiliary DAC monotonicity	guaranteed	D	-	10	-	bit

Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together;}$ $T_{amb} = -40 \degree \text{C}$ to +85 $\degree \text{C}$; typical values measured at $T_{amb} = 25 \degree \text{C}; R_L = 50 \Omega$ differential; $I_{O(fs)} = 20 \text{ mA}; \text{PLL off unless otherwise specified.}$

Symbol	Parameter	Conditions	Test ^[1]	Min	Тур	Мах	Unit
Input timing	g (see Figure 10)						
f _{data}	data rate	Dual-port mode input	С	-	-	185	MHz
t _{w(CLK)}	CLK pulse width		С	40	-	60	%
t _{h(i)}	input hold time		С	1.6	-	-	ns
t _{su(i)}	input set-up time		С	0.8	-	-	ns
SYNC signa	al						
t _d	delay time	$f_{SYNC} = f_s / 4$	С	-	0.21	-	ns
		$f_{SYNC} = f_s / 8$	С	-	0.3	-	ns
		variation	С	-	0.27	-	ps/°C
Output timi	ing						
f _s	sampling frequency		С	-	-	750	Msps
t _s	settling time	to \pm 0.5 LSB	D	-	20	-	ns
NCO freque	ency range						
f _{NCO}	NCO frequency	register values					
		00000000h	D	-	0	-	MHz
		FFFFFFFh	D	-	740	-	MHz
f _{step}	step frequency		D	-	0.172	-	Hz
Low-power	NCO frequency range						
f _{NCO}	NCO frequency	register values					
		00000000h	D	-	0	-	MHz
		F8000000h	D	-	716.875	-	MHz
f _{step}	step frequency		D	-	23.125	-	MHz
Dynamic pe	erformance						
SFDR	spurious-free dynamic	f _s = 737.28 Msps					
	range	f _{data} = 92.16 MHz; B =	d _{ata} / 2				
		f _o = 4 MHz; 0 dBFS	С	-	77	-	dBc
		f _{data} = 184.32 MHz; B =	f _{data} / 2				
		f _o = 19 MHz; 0 dBFS	I	-	74	-	dBc
		f _o = 70 MHz; 0 dBFS	С	-	86	-	dBc
SFDR _{RBW}	restricted bandwidth						
	spurious-free dynamic	f _o = 153.6 MHz; 0 dBFS	S; f _{data} = 18	4.32 MHz	z; f _s = 737.28	8 Msps	
	range	B = 20 MHz	С	-	86	-	dBc
		B = 100 MHz	С	-	80.5	-	dBc
		B = 20 MHz; 8-tone; 500 kHz spacing	С	-	76	-	dBc

Table 5. Characteristics ...continued

 $V_{DDA(1V8)} = V_{DDD(1V8)} = 1.8 \text{ V}; V_{DDA(3V3)} = V_{DD(IO)(3V3)} = 3.3 \text{ V}; AGND, DGND and GNDIO shorted together;}$ $T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C}; \text{ typical values measured at } T_{amb} = 25 \text{ }^{\circ}\text{C}; R_L = 50 \text{ }^{\circ}\Omega \text{ differential}; I_{O(fs)} = 20 \text{ }^{\circ}\text{A}; \text{ PLL off unless otherwise specified.}$

Symbol	Parameter	Conditions	Test ^[1]	Min	Тур	Мах	Unit		
IMD3	third-order intermodulation								
	distortion	f _{data} = 184.32 MHz; f _s =	737.28 N	1sps					
		f _{o1} = 95 MHz; f _{o2} = 97 MHz	С	[4] _	77	-	dBc		
		f _{o1} = 137 MHz; f _{o2} = 143 MHz	С	[4] _	74	-	dBc		
		f _{o1} = 152.5 MHz; f _{o2} = 153.5 MHz	I	[4] _	74	-	dBc		
ACPR	adjacent channel power								
	ratio	f _{data} = 184.32 MHz; f _s = 737.28 Msps; f _o = 96 MHz							
		1-carrier; B = 5 MHz	I	-	75	-	dBc		
		2-carrier; B = 10 MHz	С	-	72	-	dBc		
		4-carrier; B = 20 MHz	С	-	68.5	-	dBc		
		f _{data} = 184.32 MHz; f _s = 737.28 Msps; f _o = 153.6 MHz							
		1-carrier; B = 5 MHz	С	-	73	-	dBc		
		2-carrier; B = 10 MHz	С	-	71	-	dBc		
		4-carrier; B = 20 MHz	С	-	67	-	dBc		
NSD	noise spectral density								
		f _{data} = 184.32 MHz; f _s = 737.28 Msps							
		f _o = 19 MHz; 0 dBFS	С	-	-161	-	dBFS/H		
		f _o = 153.6 MHz; 0 dBFS;	С	-	-156	-	dBFS/H		
		f _o = 153.6 MHz; –10 dBFS	С	-	-158	-	dBFS/H		

[1] D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.

[2] CLKP and CLKN inputs are at differential LVDS levels. An external differential resistor with a value of between 80 Ω and 120 Ω should be connected across the pins (see Figure 8).

[3] |V_{gpd}| represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground voltages.

[4] IMD3 rejection with -6 dBFS/tone.

10. Application information

10.1 General description

The DAC1405D750 is a dual 14-bit DAC which operates at up to 750 Msps. Each DAC consists of a segmented architecture, comprising a 6-bit thermometer sub-DAC and an 8-bit binary weighted sub-DAC.

The input data rate of up to 185 MHz combined with the maximum output sampling rate of 750 Msps make the DAC1405D750 extremely flexible in wide bandwidth and multi-carrier systems. The device's quadrature modulator and 32-bit NCO simplifies system frequency selection. This is also possible because the $4 \times$ and $8 \times$ interpolation filters remove undesired images.

A SYNC signal is provided to synchronize data when the PLL is in the off state.

Two modes are available for the digital input. In Dual-port mode, each DAC uses its own data input line. In Interleaved mode, both DACs use the same data input line.

The on-chip PLL enables generation of the internal clock signals for the digital circuitry and the DAC from a low speed clock. The PLL can be bypassed enabling the use of an external, high-speed clock.

Each DAC generates two complementary current outputs on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN. This provides a full-scale output current ($I_{O(fs)}$) up to 22 mA. An internal reference is available for the reference current which is externally adjustable using pin VIRES.

There are also some embedded features to provide an analog offset correction (auxiliary DACs) and digital offset control as well as for gain adjustment. All the functions can be set using the SPI.

The DAC1405D750 operates at both 3.3 V and 1.8 V each of which has separate digital and analog power supplies. The digital input is 1.8 V and 3.3 V compliant and the clock input is LVDS compliant.

10.2 Serial peripheral interface

10.2.1 Protocol description

The DAC1405D750 Serial Peripheral Interface (SPI) is a synchronous serial communication port allowing easy interfacing with many industry microprocessors. It provides access to the registers that define the operating modes of the chip in both write and read modes.

This interface can be configured as a 3-wire type (SDIO as a bidirectional pin) or a 4-wire type (SDIO and SDO as unidirectional pins, input and output port respectively). In both configurations, SCLK acts as the serial clock and SCS_N acts as the serial chip select bar. If several DAC1405D750 devices are connected to an application on the same SPI-bus, only a 3-wire type can be used.

Each read/write operation is sequenced by the SCS_N signal and enabled by a LOW assertion to drive the chip with 1 to 4 bytes, depending on the content of the instruction byte (see Table 7).

DAC1405D750 6

Dual 14-bit DAC, up to 750 Msps; 4× and 8× interpolating




Table 6.	Read or Write mode access description
R/W	Description
0	Write mode operation
1	Read mode operation

In Table 7 N1 and N0 indicate the number of bytes transferred after the instruction byte.

Table 7.	Number of bytes transferred	
N1	N0	Number of bytes
0	0	1 byte transferred
0	1	2 bytes transferred
1	0	3 bytes transferred
1	1	4 bytes transferred


A0 to A4: indicate which register is being addressed. In the case of a multiple transfer, this address concerns the first register after which the next registers follow directly in a decreasing order according to Table 9 "Register allocation map".

10.2.2 SPI timing description

. .

. .

The interface can operate at a frequency of up to 15 MHz. The SPI timing is shown in Figure 4.



The SPI timing characteristics are given in Table 8.

Table 8.	SPI	timina	characteristics
		uning	characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCLK}	SCLK frequency	-	-	15	MHz
t _{w(SCLK)}	SCLK pulse width	30	-	-	ns
$t_{su(SCS_N)}$	SCS_N set-up time	20	-	-	ns
$t_{h(SCS_N)}$	SCS_N hold time	20	-	-	ns
t _{su(SDIO)}	SDIO set-up time	10	-	-	ns
t _{h(SDIO)}	SDIO hold time	5	-	-	ns
$t_{w(RESET_N)}$	RESET_N pulse width	30	-	-	ns

10.2.3 Detailed descriptions of registers

An overview of the details for all registers is provided in Table 9.

-
-
Ð
0
0
-
W
0
-
Ð
<
2
0
Ð
- 1
Ð
Õ
=
0
0
õ

DAC 1405D750 6 Register name Default Address R/W Bit definition Hex Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bin Dec Hex Dec COMMon R/W MODE CODING IC PD GAP PD 0 00h 3W SPI SPI RST CLK SEL _ 10000000 128 80 SEL NCO LP INV SIN 1 01h TXCFG R/W NCO ON MODULATION[2:0] INTERPOLATION[1:0] 10000111 135 87 SEL SEL 02h PLLCFG 2 R/W PLL PD PLL DIV PLL DIV[1:0] DAC CLK DELAY[1:0] DAC CLK 00010000 16 10 _ PD POL 102 66 3 03h FREQNCO LSB R/W FREQ NCO[7:0] 01100110 4 04h FREQNCO LISB R/W FREQ NCO[15:8] 01100110 102 66 5 FREQNCO UISB R/W 01100110 102 66 05h FREQ NCO[23:16] 6 38 06h FREQNCO MSB R/W FREQ NCO[31:24] 00100110 26 07h PHINCO LSB 7 R/W PH NCO[7:0] 00000000 0 00 8 08h PHINCO MSB R/W PH NCO[15:8] 00000000 0 00 DAC A Cfg 1 00000000 0 9 09h R/W DAC A PD DAC A DAC A OFFSET[5:0] 00 SLEEP DAC A GAIN 40 10 0Ah DAC A Cfg 2 R/W DAC A GAIN FINE[5:0] 01000000 64 COARSE[1:0] 0Bh DAC A Cfg 3 11 DAC A GAIN DAC A OFFSET[11:6] 11000000 192 C0 R/W COARSE[3:2] 00000000 0 00 12 0Ch DAC B Cfg 1 R/W DAC B PD DAC B DAC B OFFSET[5:0] SLEEP 0Dh DAC B Cfg 2 R/W DAC B GAIN DAC B GAIN FINE[5:0] 01000000 64 40 13 COARSE[1:0] 0Eh DAC B Cfg 3 DAC B GAIN 11000000 192 C0 14 R/W DAC B OFFSET[11:6] COARSE[3:2] 0Fh DAC Cfg NOISE 00000000 0 00 15 R/W MINUS 3DB SHPER 16 10h SYNC Cfg R/W SYNC DIV SYNC SEL 00000000 0 00 -1Ah DAC A Aux MSB R/W 26 AUX A[9:2] 10000000 128 80 © IDT 2012. All rights reserved. 27 DAC A Aux LSB R/W AUX A PD 1Bh AUX A[1:0] 00000000 0 00 AUX B[9:2] 28 1Ch DAC B Aux MSB R/W 10000000 128 80 29 1Dh DAC B Aux LSB R/W AUX B PD 00000000 0 00 AUX B[1:0]

Product data sheet

Table 9.

Register allocation map

16 of 41

10.2.4 Detailed register descriptions

Please refer to Table 9 for the register overview and relevant default values. In the following tables, all the values shown in bold are the default values.

Table 10.COMMon register (address 00h) bit descriptionDefault settings are shown highlighted.

Bit	Symbol	Access	Value	Description
7	3W_SPI	R/W		serial interface bus type
			0	4 wire SPI
			1	3 wire SPI
6	SPI_RST	R/W		serial interface reset
			0	no reset
			1	performs a reset on all registers except 00h
5	CLK_SEL I	R/W		data input latch
			0	at CLK rising edge
		1	at CLK falling edge	
4	-	-	-	reserved
3	MODE_SEL	R/W		input data mode
			0	dual port
			1	interleaved
2	CODING	R/W		coding
			0	binary
			1	two's compliment
1	IC_PD	R/W		power-down
			0	disabled
			1	all circuits (digital and analog, except SPI) are switched off
0	GAP_PD	R/W		internal bandgap power-down
			0	power-down disabled
			1	internal bandgap references are switched off

Table 11.TXCFG register (address 01h) bit descriptionDefault settings are shown highlighted.

Bit	Symbol	Access	Value	Description
7	7 NCO_ON R/W	R/W		NCO
			0	disabled (the NCO phase is reset to 0)
		1	enabled	
6 NC	NCO_LP_SEL	R/W		low-power NCO
			0	disabled
			1	NCO frequency and phase given by the five MSBs of the registers 06h and 08h respectively
5	INV_SIN_SEL	R/W		x / (sin x) function
			0	disabled
			1	enabled

Table 11.	TXCFG register (address 01h) bit descriptioncontinued	
Default set	ttings are shown highlighted.	

Bit	Symbol	Access	Value	Description
4 to 2	MODULATION[2:0]	R/W		modulation
			000	dual DAC: no modulation
			001	positive upper single sideband up-conversion
			010	positive lower single sideband up-conversion
			011	negative upper single sideband up-conversion
			100	negative lower single sideband up-conversion
1 to 0	INTERPOLATION[1:0]	R/W		interpolation
			01	reserved
			10	4 ×
			11	8 ×

Table 12.PLLCFG register (address 02h) bit descriptionDefault settings are shown highlighted.

Bit	Symbol	Access	Value	Description	
				PLL ON	PLL OFF
7	7 PLL_PD	R/W		PLL	
			0	switched on	
			1	switched off	
6	-	-	reserve	ed	
5	5 PLL_DIV_PD	R/W		PLL divider	undefined
			0	switched on	X
			1	switched off	Х
4 to 3	PLL_DIV[1:0]	R/W		PLL divider factor	Digital clock delay
			00	2	130 ps
			01	4	280 ps
			10	8	430 ps
			11	Х	580 ps
2 to 1	DAC_CLK_DELAY[1:0]	R/W		phase shift (f _s)	undefined
			00	0 °	X
			01	120°	Х
			10	240°	Х
0	DAC_CLK_POL	R/W		clock edge of DAC (f_s)	undefined
			0	normal	X
			1	inverted	Х

Bit Symbol Access Value Description 7 to 0 FREQ_NCO[7:0] R/W lower 8 bits for the NCO frequency setting

Bit	Symbol	Access	Value	Description
7 to 0	FREQ_NCO[15:8]	R/W	-	lower intermediate 8 bits for the NCO frequency setting
Table ²	15. FREQNCO_UISB	register (ac	ddress (05h) bit description
Bit	Symbol	Access	Value	Description
7 to 0	FREQ_NCO[23:16]	R/W	-	upper intermediate 8 bits for the NCO frequency setting
Table '	I6. FREQNCO_MSB	register (ad	ldress (96h) bit description
Bit	Symbol	Access	Value	Description
7 to 0	FREQ NCO[31:24]	R/W	-	most significant 8 bits for the NCO frequenc
				setting
Table '	I7. PHINCO_LSB reg) bit description
Table ' Bit 7 to 0	I7. PHINCO_LSB reg) bit description Description
Bit 7 to 0 Table 7	I7. PHINCO_LSB reg Symbol PH_NCO[7:0]	Access R/W	Value - ress 08h) bit description Description lower 8 bits for the NCO phase setting h) bit description
Bit 7 to 0	I7. PHINCO_LSB reg Symbol PH_NCO[7:0]	Access R/W	Value - ress 08h) bit description Description lower 8 bits for the NCO phase setting
Bit 7 to 0 Table 7	17. PHINCO_LSB reg Symbol PH_NCO[7:0] 18. PHINCO_MSB reg Symbol	Access R/W	Value - ress 08h) bit description Description lower 8 bits for the NCO phase setting h) bit description
Bit 7 to 0 Table ' Bit 7 to 0	I7. PHINCO_LSB reg Symbol PH_NCO[7:0] I8. PHINCO_MSB reg Symbol PH_NCO[15:8]	Access R/W gister (addr Access R/W gister (addr	Value - ress 08h Value -) bit description Description lower 8 bits for the NCO phase setting h) bit description Description most significant 8 bits for the NCO phase setting
Bit 7 to 0 Table ' Bit 7 to 0	I7. PHINCO_LSB reg Symbol PH_NCO[7:0] 18. PHINCO_MSB reg Symbol PH_NCO[15:8] PH_NCO[15:8] PH_NCO[15:8]	Access R/W gister (addr Access R/W gister (addr hlighted.	Value - ress 08h Value - ress 09h) bit description Description lower 8 bits for the NCO phase setting h) bit description Description most significant 8 bits for the NCO phase setting
Bit 7 to 0 Table 7 Bit 7 to 0 Table 7 Default	17. PHINCO_LSB reg Symbol PH_NCO[7:0] 18. PHINCO_MSB reg Symbol PH_NCO[15:8] 19. DAC_A_Cfg_1 reg t settings are shown high	Access R/W gister (addr Access R/W gister (addr hlighted.	Value - ress 08h Value - ress 09h) bit description Description lower 8 bits for the NCO phase setting n) bit description Description most significant 8 bits for the NCO phase setting n) bit description

			U	011	
			1	off	
6	6 DAC_A_SLEEP R/W	R/W		DAC A Sleep mode	
			0	disabled	
			1	enabled	
5 to 0	DAC_A_OFFSET[5:0]	R/W	-	lower 6 bits for the DAC A offset	

Table 20. DAC_A_Cfg_2 register (address 0Ah) bit description

Bit	Symbol	Access	Value	Description
7 to 6	DAC_A_GAIN_ COARSE[1:0]	R/W	-	lower 2 bits for the DAC A gain setting for coarse adjustment
5 to 0	DAC_A_GAIN_ FINE[5:0]	R/W	-	lower 6 bits for the DAC A gain setting for fine adjustment

DAC1405D750 6

	Table 21. DAC_A_OIg_5 Tegister (address vbir) bit description					
Bit	Symbol	Access	Value	Description		
7 to 6	DAC_A_GAIN_ COARSE[3:2]	R/W	-	most significant 2 bits for the DAC A gain setting for coarse adjustment		
5 to 0	DAC_A_ OFFSET[11:6]	R/W	-	most significant 6 bits for the DAC A offset		

Table 21. DAC A Cfg 3 register (address 0Bh) bit description

Table 22. DAC_B_Cfg_1 register (address 0Ch) bit description Default settings are shown highlighted.

Bit	Symbol	Access	Value	Description
7	DAC_B_PD	R/W		DAC B power
			0	on
			1	off
6	DAC_B_SLEEP	R/W		DAC B Sleep mode
			0	disabled
			1	enabled
5 to 0	DAC_B_OFFSET[5:0]	R/W	-	lower 6 bits for the DAC B offset

Table 23. DAC_B_Cfg_2 register (address 0Dh) bit description

Bit	Symbol	Access	Value	Description
7 to 6	DAC_B_GAIN_ COARSE[1:0]	R/W	-	less significant 2 bits for the DAC B gain setting for coarse adjustment
5 to 0	DAC_B_GAIN_ FINE[5:0]	R/W	-	the 6 bits for the DAC B gain setting for fine adjustment

Table 24. DAC_B_Cfg_3 register (address 0Eh) bit description

Bit	Symbol	Access	Value	Description
7 to 6	DAC_B_GAIN_ COARSE[3:2]	R/W	-	most significant 2 bits for the DAC B gain setting for coarse adjustment
5 to 0	DAC_B_ OFFSET[11:6]	R/W	-	most significant 6 bits for the DAC B offset

Table 25. DAC_Cfg register (address 0Fh) bit description Default settings are shown highlighted

Deraun					
Bit	Symbol	Access	Value	Description	
7 to 2	-	-	-	reserved	
1	MINUS_3DB	R/W		NCO gain	
			0	unity	
			1	–3 dB	
0	NOISE_SHPER	R/W		noise shaper	
			0	disabled	
			1	enabled	

DAC1405D750 6

Table 26. SYNC_Cfg register (address 10h) bit description Default settings are shown highlighted.

	J	5		
Bit	Symbol	Access	Value	Description
7	SYNC_DIV	R/W		f _s divided by
			0	4
			1	8
6	SYNC_SEL	R/W		SYNC selection
			0	disabled
			1	enabled
5 to 0	-	-	-	reserved

Table 27. DAC_A_Aux_MSB register (address 1Ah) bit description

		• · ·	· ·
Bit	Symbol	Access Valu	e Description
7 to 0	AUX_A[9:2]	R/W -	most significant 8 bits for the auxiliary DAC A

Table 28. DAC_A_Aux_LSB register (address 1Bh) bit description Default settings are shown highlighted.

Bit	Symbol	Access	Value	Description	
7	AUX_A_PD	R/W		auxiliary DAC A power	
			0	on	
			1	off	
6 to 1	-	-	-	reserved	
1 to 0	AUX_A[1:0]	R/W		lower 2 bits for the auxiliary DAC A	

Table 29. DAC_B_Aux_MSB register (address 1Ch) bit description

Bit	Symbol	Access	Value	Description
7 to 0	AUX_B[9:2]	R/W	-	most significant 8 bits for the auxiliary DAC B

Table 30. DAC_B_Aux_LSB register (address 1Dh) bit description Default settings are shown highlighted.

Bit	Symbol	Access	Value	Description
7	AUX_B_PD	R/W 0		auxiliary DAC B power
				on
			1	off
6 to 1	-	-	-	reserved
1 to 0	AUX_B[1:0]	R/W		lower 2-bits for the auxiliary DAC B

10.2.5 Recommended configuration

It is recommended that the following additional settings are used to obtain optimum performance at up to 750 Msps.

Table 31.	Recommended	configuration
-----------	-------------	---------------

Address		Value	Value			
Dec	Hex	Bin	Dec	Hex		
17	11h	00001010	10	0Ah		
19	13h	01101100	108	6Ch		
20	14h	01101100	108	6Ch		

10.3 Input data


The setting applied to MODE_SEL (register 00h[3]; see Table 10 on page 17) defines whether the DAC1405D750 operates in the Dual-port mode or in Interleaved mode (see Table 32).

Table 32. Mode selection

Bit 3 setting	Function	113 to 10	Q13 to Q0	Pin 41
0	Dual port mode	active	active	Q13
1	Interleaved mode	active	off	SELIQ


10.3.1 Dual-port mode

The data input for Dual-port mode operation is shown in Figure 5 "Dual-port mode". Each DAC has its own independent data input. The data enters the input latch on the rising edge of the internal clock signal and is transferred to the DAC latch.




10.3.2 Interleaved mode

The data input for the Interleaved mode operation is illustrated in Figure 6.



In Interleaved mode, both DACs use the same data input at twice the Dual-port mode frequency. Data enters the latch on the rising edge of the internal clock signal. The data is sent to either latch I or latch Q, depending on the SELIQ signal.

The SELIQ input (pin 41) allows the synchronization of the internally demultiplexed I and Q channels; see Figure 7.



The SELIQ signal can be either synchronous or asynchronous (single rising edge, single pulse). The first data following the SELIQ rising edge is sent in channel I and following data is sent in channel Q. After this, data is distributed alternately between these channels.


10.4 Input clock


The DAC1405D750 can operate at the following clock frequencies:

PLL on: up to 185 MHz in Dual-port mode and up to 370 MHz in Interleaved mode

PLL off: up to 750 MHz

The input clock is LVDS compliant (see Figure 8) but it can also be interfaced with CML differential sine wave signal (see Figure 9).






10.5 Timing

The DAC1405D750 can operate at a sampling frequency (f_s) up to 750 Msps with an input data rate (f_{data}) up to 185 MHz. When using the internal PLL, the input data is referenced to the CLK signal. When the internal PLL is bypassed, the SYNC signal is used as a reference. The input timing in the second case is shown in Figure 10.

Dual 14-bit DAC, up to 750 Msps; 4× and 8× interpolating



10.5.1 Timing when using the internal PLL (PLL on)

In Table 33 the links between internal and external clocking are defined. The setting applied to PLL_DIV[1:0] (register 02h[4:3]; see Table 9 "Register allocation map") allows the frequency between the digital part and the DAC core to be adjusted.

Table 33.Frequencies

Mode	CLK input (MHz)	Input data rate (MHz)	Interpolation	Update rate (Msps)	PLL_DIV[1:0]
Dual Port	185	185	4 ×	740	01 (/ 4)
Dual Port	92.5	92.5	8 ×	740	10 (/ 8)
Interleaved	370	370	4 ×	740	00 (/ 2)
Interleaved	185	185	8 ×	740	01 (/ 4)

The settings applied to DAC_CLK_DELAY[1:0] (register 02h[2:1]) and DAC_CLK_POL (register 02h[0]), allow adjustment of the phase and polarity of the sampling clock. This occurs at the input of the DAC core and depends mainly on the sampling frequency. Some examples are given in Table 34.

Table 34. Sample clock phase and polarity examples

Mode	Input data rate (MHz)	Interpolation	Update rate (Msps)	DAC_CLK_ DELAY [1:0]	DAC_CLK_ POL
Dual Port	92.5	4 ×	370	01	0
Dual Port	92.5	8 ×	740	01	0

10.5.2 Timing when using an external PLL (PLL off)

It is recommended that a delay of 280 ps is used on the internal digital clock (CLK_{dig}) to obtain optimum device performance up to750 Msps.

Table 35. Optimum external PLL timing settings

Address		Register name	Value					
Dec	Hex		Digital clock delay	Bin	Dec	Hex		
2	02h	PLLCFG	280 ps	10001000	136	88h		

10.6 FIR filters

The DAC1405D750 integrates three selectable Finite Impulse Response (FIR) filters which enables the device to use $4 \times$ or $8 \times$ interpolation rates. All three interpolation filters have a stop-band attenuation of at least 80 dBc and a pass-band ripple of less than 0.0005 dB. The coefficients of the interpolation filters are given in Table 36.