Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

DAC1627D1G25

Dual 16-bit DAC, LVDS interface, up to 1.25 Gsps, x2, x4 and x8 interpolating

Rev. 4.00 — 12 December 2012   **Product data sheet**

1. General description

The DAC1627D1G25 is a high-speed 16-bit dual channel Digital-to-Analog Converter (DAC). It incorporates selectable ×2, ×4 and ×8 interpolation filters optimized for multi-carrier and broadband wireless transmitters at sample rates of up to 1.25 Gsps. The DAC1627D1G25 is supplied by two power supplies and integrates a differential scalable output current up to 34 mA.

The DAC1627D1G25 meets multi-carrier Global System for Mobile communications (GSM) specifications. For example, with an NCO frequency of 153.6 MHz and a DAC clock frequency of 1.2288 Gsps the full-scale dynamic range is:

- $SFDR_{RBW}$ = 90 dBc (bandwidth = 180 MHz)
- IMD3 = 85 dBc

The Serial Peripheral Interface (SPI) provides full control of the DAC1627D1G25.

The DAC1627D1G25 integrates a Low Voltage Differential Signaling (LVDS) Double Data Rate (DDR) receiver interface, with an on-chip 100 Ω termination. The LVDS DDR interface accepts a multiplex input data stream such as interleaved or folded. An internal LVDS input auto-calibration ensures the robustness and stability of the interface.

Digital on-chip modulation converts the complex I and Q inputs from baseband to IF. A 40-bit Numerically Controlled Oscillator (NCO) sets the mixer frequency. High resolution internal gain, phase and offset control provide outstanding image and Local Oscillator (LO) signal rejection at the system analog modulator output.

An inverse (sin x) / x function ensures a controlled flatness 0.5 dB for high bandwidths at the DAC output.

Multiple Device Synchronization (MDS) allows synchronization of the outputs of multiple DAC devices. MDS guarantees a maximum skew of one output clock period between several devices.

The DAC1627D1G25 includes a low noise capacitor-free integrated Phase-Locked Loop (PLL) multiplier which generates a DAC clock rate from the LVDS clock rate.

The DAC1627D1G25 is available in an HVQFN72 package (10 mm × 10 mm).

2. Features and benefits

- Dual-channel 16-bit resolution

- 1.25 Gsps maximum update rate

- Selectable ×2, ×4 and ×8 interpolation filters

- Low noise capacitor-free integrated Phase-Locked Loop (PLL)

- Embedded Numerically Controlled Oscillator (NCO) with 40-bit programmable frequency

- Embedded complex (I/Q) modulator

- Two power supplies

- LVDS DDR compatible input interface with on-chip 100 Ω terminations

- LVDS DDR input clock up to 400 MHz

- LVDS or LVPECL compatible DAC clock

- Interleaved or folded I and Q data input mode

- Synchronization of multiple DAC devices

- 3-wire or 4-wire mode SPI interface

- Differential scalable output current from 8.1 mA to 34 mA

- External analog offset control (10-bit auxiliary DACs)

- High resolution internal digital gain and offset control to support high performance IQ-modulator image rejection

- Internal phase correction

- Inverse (sin x) / x function

- Power-down mode and Sleep mode; 5-bit NCO low-power mode

- On-chip 1.25 V reference

- Industrial temperature range −40 °C to +85 °C

- 72 pins small form factor HVQFN package

3. Applications

- Wireless infrastructure: MC_GSM, LTE, WiMAX, GSM, CDMA, WCDMA, TD-SCDMA
- Communications: LMDS/MMDS, point-to-point
- Direct Digital Synthesis (DDS)
- Digital radio links
- Instrumentation
- Automated Test Equipment (ATE)

4. Ordering information

Table 1.   Ordering information

| Type number	Package			
	Name	**Description**		**Version**
DAC1627D1G25	HVQFN72	plastic thermal enhanced very thin quad flat package; no leads; 72 terminals; body 10 × 10 × 0.85 mm		SOT813-3

5. Block diagram

Fig 1. DAC1627D1G25 block diagram

6. Pinning information

6.1 Pinning

Fig 2. DAC1627D1G25 pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Type[1]	Description
CLKP	1	I	DAC clock positive input
CLKN	2	I	DAC clock negative input
MDSP	3	IO	multi-device synchronization positive signal
MDSN	4	IO	multi-device synchronization negative signal
TM	5	I	Test mode selection (connect to GND)
ALIGNP	6	I	positive input for data alignment
ALIGNN	7	I	negative input for data alignment
LD[15]P	8	I	LVDS positive input bit 15[2]
LD[15]N	9	I	LVDS negative input bit 15[2]

DAC1627D1G25

Product data sheet

Rev. 4 — 12 December 2012

4 of 81

Table 2. **Pin description** …*continued*

Symbol	Pin	Type[1]	Description
LD[14]P	10	I	LVDS positive input bit 14[2]
LD[14]N	11	I	LVDS negative input bit 14[2]
V_{DDD}	12	P	digital power supply
LD[13]P	13	I	LVDS positive input bit 13[2]
LD[13]N	14	I	LVDS negative input bit 13[2]
LD[12]P	15	I	LVDS positive input bit 12[2]
LD[12]N	16	I	LVDS negative input bit 12[2]
LD[11]P	17	I	LVDS positive input bit 11[2]
LD[11]N	18	I	LVDS negative input bit 11[2]
V_{DDD}	19	P	digital power supply
LD[10]P	20	I	LVDS positive input bit 10[2]
LD[10]N	21	I	LVDS negative input bit 10[2]
LD[9]P	22	I	LVDS positive input bit 9[2]
LD[9]N	23	I	LVDS negative input bit 9[2]
LD[8]P	24	I	LVDS positive input bit 8[2]
LD[8]N	25	I	LVDS negative input bit 8[2]
V_{DDD}	26	P	digital power supply
LCKP	27	I	LVDS positive data clock input
LCKN	28	I	LVDS negative data clock input
n.c.	29	-	not connected
LD[7]P	30	I	LVDS positive input bit 7[2]
LD[7]N	31	I	LVDS negative input bit 7[2]
LD[6]P	32	I	LVDS positive input bit 6[2]
LD[6]N	33	I	LVDS negative input bit 6[2]
LD[5]P	34	I	LVDS positive input bit 5[2]
LD[5]N	35	I	LVDS negative input bit 5[2]
V_{DDD}	36	P	digital power supply
LD[4]P	37	I	LVDS positive input bit 4[2]
LD[4]N	38	I	LVDS negative input bit 4[2]
LD[3]P	39	I	LVDS positive input bit 3[2]
LD[3]N	40	I	LVDS negative input bit 3[2]
LD[2]P	41	I	LVDS positive input bit 2[2]
LD[2]N	42	I	LVDS negative input bit 2[2]
V_{DDD}	43	P	digital power supply
LD[1]P	44	I	LVDS positive input bit 1[2]
LD[1]N	45	I	LVDS negative input bit 1[2]
LD[0]P	46	I	LVDS positive input bit 0[2]
LD[0]N	47	I	LVDS negative input bit 0[2]
IO1	48	IO	IO port bit 1
IO0	49	IO	IO port bit 0
SDO	50	O	SPI data output

Symbol	Pin	Type[1]	Description
SDIO	51	IO	SPI data input/output
SCLK	52	I	SPI clock
SCS_N	53	I	SPI chip select (active LOW)
RESET_N	54	I	general reset (active LOW)
$V_{DDA(1V8)\_D}$	55	P	1.8 V analog power supply (DAC core)
IOUTBN	56	O	complementary DAC B output current
IOUTBP	57	O	DAC B output current
$V_{DDA(1V8)\_D}$	58	P	1.8 V analog power supply (DAC core)
$V_{DDA(3V3)}$	59	P	3.3 V analog power supply
AUXBP	60	O	auxiliary DAC B output current
AUXBN	61	O	complementary auxiliary DAC B output current
$V_{DDA(1V8)\_P1}$	62	P	1.8 V analog power supply (PLL)
VIRES	63	IO	DAC biasing resistor
GAPOUT	64	IO	band gap input/output voltage
$V_{DDA(1V8)\_P2}$	65	P	1.8 V analog power supply (PLL)
AUXAN	66	O	complementary auxiliary DAC A output current
AUXAP	67	O	auxiliary DAC A output current
$V_{DDA(3V3)}$	68	P	3.3 V analog power supply
V_{DDA1V8_D}	69	P	1.8 V analog power supply (DAC core)
IOUTAP	70	O	DAC A output current
IOUTAN	71	O	complementary DAC A output current
$V_{DDA(1V8)\_D}$	72	P	1.8 V analog power supply (DAC core)
GND	H	G	ground (exposed die pad)

[1] P: power supply; G: ground; I: input; O: output.

[2] The LVDS input data bus order can be reversed and each element can be swapped between P and N using dedicated registers (see Table 60).

7. Limiting values

Table 3. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)		−0.5	+4.6	V
V_{DDD}	digital supply voltage		−0.5	+2.5	V
$V_{DDA(1V8)}$	analog supply voltage (1.8 V)	[1]	−0.5	+2.5	V
V_I	input voltage	input pins referenced to GND	−0.5	+2.5	V
V_O	output voltage	pins IOUTAP, IOUTAN, IOUTBP, IOUTBN, AUXAP, AUXAN, AUXBP and AUXBN referenced to GND	−0.5	+4.6	V

Table 3.   Limiting values *…continued*
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T_{stg}	storage temperature		−55	+150	°C
T_{amb}	ambient temperature		−40	+85	°C
T_j	junction temperature		−40	+125	°C

[1]   Connect the analog 1.8 V power supply to pins VDDA1V8_D, VDDA1V8_P1, and VDDA1V8_P2.

8.   Thermal characteristics

Table 4.   Thermal characteristics

Symbol	Parameter	Conditions		Typ	Unit
$R_{th(j\text{-}a)}$	thermal resistance from junction to ambient		[1]	16.2	K/W
$R_{th(j\text{-}c)}$	thermal resistance from junction to case		[1]	6.7	K/W

[1]   Value for six-layer board in still air with a minimum of 49 thermal vias.

9. Characteristics

Table 5. Characteristics

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 ℃; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)		C	3.15	3.3	3.45	V
V_{DDD}	digital supply voltage		C	1.7	1.8	1.9	V
$V_{DDA(1V8)}$	analog supply voltage (1.8 V)		C	[2] 1.7	1.8	1.9	V
$I_{DDA(3V3)}$	analog supply current (3.3 V)	Auxiliary DAC on	C	51	55	59	mA
I_{DDD}	digital supply current	f_s = 983.04 Msps; ×4 interpolation; no NCO; MDS off	C	475	525	585	mA
		f_s = 620 Msps; ×2 interpolation; NCO on; no MDS	C	400	450	500	mA
$I_{DDA(1V8)}$	analog supply current (1.8 V)	f_s = 983.04 Msps; 1 V (p-p)	C	[2] 207	218	230	mA
		f_s = 620 Msps; 1 V (p-p)	C	207	218	230	mA
P_{tot}	total power dissipation	f_s = 1228.8 Msps; ×4 interpolation; 5-bit NCO; MDS off	C	-	1730	-	mW
		f_s = 983.04 Msps; ×4 interpolation; 5-bit NCO; MDS off	C	-	1580	-	mW
		f_s = 983.04 Msps; ×4 interpolation; NCO off; MDS off	C	-	1500	-	mW
		f_s = 620 Msps; ×2 interpolation; 5-bit NCO; MDS off		-	1370	-	mW
		power-down using SPI register	C	-	63	-	mW
Clock inputs (pins CLKP, CLKN)							
$V_{i(clk)dif}$	differential clock input voltage	peak-to-peak	C	150	-	1000	mV
R_i	input resistance		D	-	200	-	kΩ
C_i	input capacitance		D	-	1	-	pF

Table 5. **Characteristics** *…continued*

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in *Figure 42*; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
Digital inputs (pins LD[15]P to LD[0]P, LD[15]N to LD[0]N, LCKP and LCKN, ALIGNP and ALIGNN)							
V_i	input voltage	$\|V_{gpd}\|$ < 50 mV[3]	C	825	-	1575	mV
V_{idth}	input differential threshold voltage	$\|V_{gpd}\|$ < 50 mV[3]	C	−100	-	+100	mV
R_i	input resistance		D	-	100	-	Ω
C_i	input capacitance		D	-	0.8	-	pF
		pins LCKP and LCKN	D	-	0.9	-	pF
Digital inputs/outputs (pins MDSN, MDSP)							
$V_{o(dif)(p-p)}$	peak-to-peak differential output voltage		C	-	500	-	mV
C_i	input capacitance	between GND and pin MDSN or MDSP	D	-	0.6	-	pF
R_i	input resistance		D	-	100	-	Ω
V_i	input voltage	$\|V_{gpd}\|$ < 50 mV[3]	C	825	-	1575	mV
V_{idth}	input differential threshold voltage	$\|V_{gpd}\|$ < 50 mV[3]	C	−100	-	+100	mV
Digital inputs/outputs (pins IO0, IO1, SDO, SDIO, SCLK, SCS_N, RESET_N)							
V_{IL}	LOW-level input voltage		C	GND	-	$0.3V_{DDD}$	V
V_{IH}	HIGH-level input voltage		C	$0.7V_{DDD}$	-	V_{DDD}	V
V_{OL}	LOW-level output voltage	pins IO0, IO1, SDO, and SDIO	C	GND	-	$0.1V_{DDD}$	V
V_{OH}	HIGH-level output voltage	pins IO0, IO1, SDO, and SDIO	C	$0.9V_{DDD}$	-	V_{DDD}	V
I_{IL}	LOW-level input current	maximum V_{IL}	I	−10	-	+10	μA
I_{IH}	HIGH-level input current	minimum V_{IH}	I	−10	-	+10	μA
C_i	input capacitance		D	-	2.2	-	pF

Table 5.   Characteristics *…continued*

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
Analog outputs (pins IOUTAP, IOUTAN, IOUTBP, IOUTBN)							
I_{bias}	bias current	DC current	D	-	2.5	-	mA
$I_{O(fs)}$	full-scale output current	controlled by the analog GAIN registers (see Table 33)	D	8.1	-	34	mA
		default value	D	-	20	-	mA
V_O	output voltage	compliance range	D	2.3	-	$V_{DDA(3V3)}$	V
$V_{O(cm)}$	common-mode output voltage	1 V (p-p) DAC output configuration	D	-	3	-	V
		2 V (p-p) DAC output configuration	D	-	2.8	-	V
R_o	output resistance		D	-	250	-	kΩ
C_o	output capacitance	between pins OUTAN and OUTBN and pins OUTAP and OUTBP	D	-	5	-	pF
Reference voltage output (pin GAPOUT)							
$V_{O(ref)}$	reference output voltage	T_{amb} = +25 °C	I	-	1.21	-	V
$I_{O(ref)}$	reference output current	1.25 V external voltage	D	-	40	-	µA
Analog auxiliary outputs (pins AUXAP, AUXAN, AUXBP and AUXBN)							
$I_{O(fs)}$	full-scale output current	auxiliary DAC A; differential outputs	I	-	3.1	-	mA
		auxiliary DAC B; differential outputs	I	-	3.1	-	mA
$V_{O(aux)}$	auxiliary output voltage	compliance range	D	0	-	2.3	V
LVDS input timing							
f_{data}	data rate	$f_{s(max)}$ specification must be respected (f_s = f_{data} × interpolation factor)	C	-	-	400	MHz
$t_{sk(clk-D)}$	skew time from clock to data input	f_{DATA} = 184.32 Mhz	C	800	-	830	ps
		f_{DATA} = 245.76 MHz	C	500	-	675	ps
		f_{DATA} = 307.2 MHz	C	300	-	520	ps
		f_{DATA} = 368.64 MHz	C	150	-	500	ps

Table 5. **Characteristics** *…continued*

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
t_{su}	set-up time	manual tuning mode (see Figure 29); depends on LDCLK_DEL[3:0]					
		0000	C	−300	-	-	ps
		0001	C	−365	-	-	ps
		0010	C	−440	-	-	ps
		0011	C	−520	-	-	ps
		0100	C	−590	-	-	ps
		0101	C	−675	-	-	ps
		0110	C	−750	-	-	ps
		0111	C	−830	-	-	ps
		1000	C	−845	-	-	ps
		1001	C	−845	-	-	ps
		1010	C	−1000	-	-	ps
		1011	C	−1100	-	-	ps
		1100	C	−1220	-	-	ps
		1101	C	−1290	-	-	ps
		1110	C	−1360	-	-	ps
		1111	C	−1450	-	-	ps
t_{hold}	hold time	manual tuning mode (see Figure 28); depends on LDCLK_DEL[3:0]:					
		0000	C	790	-	-	ps
		0001	C	870	-	-	ps
		0010	C	950	-	-	ps
		0011	C	1055	-	-	ps
		0100	C	1140	-	-	ps
		0101	C	1230	-	-	ps
		0110	C	1360	-	-	ps
		0111	C	1460	-	-	ps
		1000	C	1900	-	-	ps
		1001	C	2075	-	-	ps
		1010	C	2250	-	-	ps
		1011	C	2400	-	-	ps
		1100	C	2560	-	-	ps
		1101	C	2740	-	-	ps
		1110	C	2900	-	-	ps
		1111	C	3000	-	-	ps

Table 5. Characteristics …continued

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

| Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
DAC output timing							
$f_{s(max)}$	maximum sampling rate		C	1250	-	-	Msps
t_s	settling time	to ± 0.5 LSB	D	-	20	-	ns
Internal PLL timing							
f_s	sampling rate		D	50	-	1000	Msps
40-bit NCO frequency range; f_s = 1000 Msps							
f_{NCO}	NCO frequency	two's complement coding					
		register value = 8000000000h	D	-	−500	-	MHz
		register value = FFFFFFFFFFh	D	-	−0.9095	-	mHz
		register value = 0000000000h	D	-	0	-	Hz
		register value = 0000000001h	D	-	+0.9095	-	mHz
		register value = 7FFFFFFFFFh	D	-	+499.99909	-	MHz
f_{step}	step frequency		D	-	0.9095	-	mHz
Low-power NCO frequency range; f_s = 1000 MHz							
f_{NCO}	NCO frequency	two's complement coding					
		register value = F8000000000h	D	-	−500	-	MHz
		register value = F8000000000h	D	-	−31.25	-	MHz
		register value = 00000000000h	D	-	0	-	Hz
		register value = 08000000000h	D	-	+31.25	-	MHz
		register value = 7FFFFFFFFFFh	D	-	+468.75	-	MHz
f_{step}	step frequency		D	-	31.25	-	MHz
Dynamic performance							
SFDR	spurious-free dynamic range	f_{data} = 184.32 MHz; f_s = 737.28 Msps; BW = f_s / 2					
		f_o = 20 MHz at −1 dBFS;	I	-	85.5	-	dBc
		f_{data} = 245.76 MHz; f_s = 983.04 Msps; BW = f_s / 2					
		f_o = 20 MHz at −1 dBFS	I	-	85.5	-	dBc

Table 5.   Characteristics *…continued*

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
SFDR$_{RBW}$	restricted bandwidth spurious-free dynamic range	f_{data} = 245.76 MHz; f_s = 983.04 Msps; f_o = 147 MHz					
		BW = 100 MHz	I	-	90	-	dBc
		BW = 180 MHz	I	-	91	-	dBc
		f_{data} = 307.2 MHz; f_s = 1228.8 Msps; f_o = 158.6 MHz					
		BW = 100 MHz	I	-	88	-	dBc
		BW = 180 MHz	I	-	91	-	dBc
IMD3	third-order intermodulation distortion	f_{data} = 245.76 MHz; f_s = 983.04 Msps; f_{o1} = 20 MHz; f_{o2} = 21 MHz; ×4 interpolation; output level = −1 dBFS	C	-	> 95	-	dBc
		f_{data} = 245.76 MHz; f_s = 983.04 Msps; f_{o1} = 152 MHz; f_{o2} = 155.1 MHz; ×4 interpolation; output level = −1 dBFS	I	-	85	-	dBc
ACPR	adjacent channel power ratio	with WCDMA pattern; f_s = 1228.8 Msps; ×4 interpolation; f_{NCO} = 153.6 MHz					
		1 carrier; BW = 5 MHz	C	-	81.5	-	dBc
		2 carriers; BW = 10 MHz	C	-	76.5	-	dBc
		4 carriers; BW = 20 MHz	C	-	73	-	dBc
		with WCDMA pattern; f_s = 983.04 Msps; ×4 interpolation; f_{NCO} = 40 MHz					
		4 carriers; BW = 20 MHz	C	-	73.5	-	dBc

Table 5. **Characteristics** *…continued*

$V_{DDA(1V8)}$ = 1.8 V; V_{DDD} = 1.8 V; $V_{DDA(3V3)}$ = 3.3 V; Typical values measured at T_{amb} = +25 °C; R_L = 50 Ω; $I_{O(fs)}$ = 20 mA; maximum sample rate used; external PLL; no auxiliary DAC; no inverse sinus x/x; no output correction; output load condition defined in Figure 42; output level = 1 V (p-p).

Symbol	Parameter	Conditions	Test[1]	Min	Typ	Max	Unit
$\alpha_{isol(ch-ch)}$	isolation between channels	f_s = 1228.8 Msps; ×4 interpolation; f_{out} = 10 MHz; NCO = off; level = 0.1 dBFS; both DAC channels enabled	C	-	110	-	dBc
		f_s = 1228.8 Msps; ×4 interpolation; f_{out} = 83 MHz; NCO = off; level = 0.1 dBFS; both DAC channels enabled	C	-	95	-	dBc
		f_s = 1228.8 Msps; ×4 interpolation; f_{out} = 210 MHz; NCO = on; level = 0.1 dBFS; one DAC channel enabled; one DAC channel disabled	C	-	81	-	dBc
NSD	noise spectral density	f_s = 983.04 Msps; ×4 interpolation; f_o = 20 MHz at −1 dBFS	D	-	−166	-	dBm/Hz
		f_s = 983.04 Msps; ×4 interpolation; f_o = 153.6 MHz at −1 dBFS	D	-	−164	-	dBm/Hz

[1] D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.

[2] Connect $V_{DDA(1V8)\_D}$, $V_{DDA(1V8)\_P1}$ and $V_{DDA(1V8)\_P2}$ to the same 1.8 V analog power supply. Use dedicated filters for the three power pins.

[3] $|V_{gpd}|$ represents the ground potential difference voltage. This voltage is the result of current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground voltages.

10. Typical characteristics

Typical measurement done at T_{amb} = +25 °C in typical power supply condition, $I_{O(fs)}$ = 20 mA, external PLL, no auxiliary DAC, no inverse (sinus x) / x, and no output correction. The output load condition defined in Figure 42. All graphs are based on average measurements using several devices.


(1)   0 dBFS

(2)   −7 dBFS

(3)   −10 dBFS

**Fig 3.**   **Second harmonic distortion versus output frequency over input scale at f_s = 983.04 MHz**

(1)   0 dBFS

(2)   −7 dBFS

(3)   −10 dBFS

Fig 4.   **Second harmonic distortion versus output frequency over input scale at f_s = 1228.8 MHz**

(1)   0 dBFS

(2)   −7 dBFS

(3)   −10 dBFS

Fig 5.   **Third harmonic distortion versus output frequency over input scale at f_s = 983.04 MHz**

(1)   0 dBFS

(2)   −7 dBFS

(3)   −10 dBFS

**Fig 6.**   **Third harmonic distortion versus output frequency over input scale at f_s = 1228.8 MHz**

DAC1627D1G25

Product data sheet

Rev. 4 — 12 December 2012

15 of 81

(1) 0 dBFS
(2) −7 dBFS
(3) −10 dBFS

Fig 7. SFDR restricted bandwidth (200 MHz) versus output frequency over input scale at $f_s = 983.04$ MHz

(1) 0 dBFS
(2) −7 dBFS
(3) −10 dBFS

Fig 8. SFDR restricted bandwidth (200 MHz) versus output frequency over input scale at $f_s = 1228.8$ MHz

(1) -7 dBFS
(2) -10 dBFS
(3) -12 dBFS

Fig 9. IMD3 versus output frequency over input scale at $f_s = 983.04$ MHz

(1) -7 dBFS
(2) -10 dBFS
(3) -12 dBFS

Fig 10. IMD3 versus output frequency over input scale at $f_s = 1228.8$ MHz

(1) f_s = 1228.8 Msps

(2) f_s = 983 Msps

(3) f_s = 737 Msps

Fig 11.   One carrier ACLR as a function of output frequency (f_{out}) over sampling frequency (f_s)

(1) f_s = 1228.8 Msps

(2) f_s = 983 Msps

(3) f_s = 737 Msps

Fig 12.   Two carriers ACLR as a function of output frequency (f_{out}) over sampling frequency (f_s)

(1) f_s = 1228.8 Msps

(2) f_s = 983 Msps

(3) f_s = 737 Msps

Fig 13.   Four carriers ACLR as a function of output frequency (f_{out}) over sampling frequency (f_s)

(1)   1 dBFS

(2)   7 dBFS

(3)   10 dBFS

Fig 14.   Highest digital spur [n / 8 × f$_s$ ± f$_{out}$ (n = 1 to 4)] at 1228.8 MHz as a function of f$_{out}$ over input scale

(1)   1 dBFS

(2)   7 dBFS

(3)   10 dBFS

Fig 15.   Highest digital spur [n / 8 × f$_s$ ± f$_{out}$ (n = 1 to 4)] at 983.04 MHz as a function of f$_{out}$ over input scale

11. Application information

11.1   General description

The DAC1627D1G25 is a dual 16-bit DAC operating up to 1250 Msps. Each DAC consists of a segmented architecture, comprising a 6-bit thermometer subDAC and a 10-bit binary weighted subDAC.

A maximum input LVDS DDR data rate of up to 400 MHz and a maximum output sampling rate of 1250 Msps ensure more flexibility for wide bandwidth and multi-carrier systems. The internal 40-bit NCO of the DAC1627D1G25 simplifies the frequency selection of the system. The DAC1627D1G25 provides ×2, ×4 or ×8 interpolation filters that are useful for removing the undesired images.

Each DAC generates two complementary current outputs on pins IOUTAP and IOUTAN and pins IOUTBP and IOUTBN. These outputs provide a full-scale output current (I$_{O(fs)}$) of up to 34 mA. An internal reference is available for the reference current which is externally adjustable using pin VIRES.

High resolution internal gain, phase and offset control provide outstanding image and Local Oscillator (LO) signal rejection at the system analog modulator output.

Multiple device synchronization enables synchronization of the outputs of multiple DAC devices. MDS guarantees a maximum skew of one output clock period between several devices.

All functions can be set using an SPI interface.

DAC1627D1G25

Product data sheet   **Rev. 4 — 12 December 2012**   **18 of 81**

11.2 Serial Peripheral Interface (SPI)

11.2.1 Protocol description

The DAC1627D1G25 serial interface is a synchronous serial communication port ensures easy interface with many industry microprocessors. It provides access to the registers that define the operating modes of the chip in both write and read mode.

This interface can be configured as a 3-wire type (pin SDIO as bidirectional pin) or 4-wire type (pins SDIO and SDO as unidirectional pins, input and output port, respectively). In both configurations, SCLK acts as the serial clock and SCS_N as the serial chip select.

Figure 16 shows the SPI protocol. An SCS_N signal follows each read/write operation. A LOW assertion to drive the chip with 2 bytes to 5 bytes, depending on the content of the instruction byte (see Table 7) enables the read/write operation.

Fig 16. **SPI protocol**

R/W indicates the mode access (see Table 6)

Table 6. **Read or Write mode access description**

R/W	Description
0	Write mode operation
1	Read mode operation

Table 7 shows the number of bytes to be transferred. N1 and N0 indicate the number of bytes transferred after the instruction byte.

Table 7. **Number of bytes to be transferred**

N1	N0	Number of bytes transferred
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes

A[4:0] indicates which register is being addressed. If a multiple transfer occurs, this address concerns the first register. Other registers follow directly in a decreasing order (see Table 21, Table 35 and Table 53).

The DAC1627D1G25 incorporates more than the 32 SPI registers allowed by the address value A[4:0]. It uses three SPI register pages (page_00, page_01, and page_0A), each containing 32 registers. The 32nd register of each page indicates which page is currently addressed (00h, 01h or 0Ah).

11.2.2　SPI timing description

The SPI interface can operate at a frequency up to 25 MHz. The SPI timings are shown in Figure 17.

Fig 17.　SPI timing diagram

The SPI timing characteristics are given in Table 8.

Table 8.　　SPI timing characteristics

Symbol	Parameter	Min	Typ	Max	Unit
f_{SCLK}	SCLK frequency	-	-	25	MHz
$t_{w(SCLK)}$	SCLK pulse width	30	-	-	ns
$t_{su(SCS\_N)}$	SCS_N set-up time	20	-	-	ns
$t_{h(SCS\_N)}$	SCS_N hold time	20	-	-	ns
$t_{su(SDIO)}$	SDIO set-up time	10	-	-	ns
$t_{h(SDIO)}$	SDIO hold time	5	-	-	ns
$t_{w(RESET\_N)}$	RESET_N pulse width	30	-	-	ns

11.3　Power-on sequence

There are three steps for the power-on sequence (see Figure 18):

1. The board is power-on. At the turn-on time, all DAC1627D1G25 supplies have reached their specification ranges.

2. At least 1 µs after the turn-on time pin RESET_N must be released.

3. When the DAC clock and LVDS clock are stable, the SPI configuration is sent to the DAC1627D1G25. Writing 0 in bits RST_DCLK and RST_LCLK of the register MAIN_CNTRL (see Table 54) starts the automatic calibration. 30 µs after this calibration, the DAC1627D1G25 is operational.


Fig 18. Power-on sequence

11.4 LVDS Data Input Format (DIF) block

The Data Input Formatting (DIF) block captures and resynchronizes data on the LVDS bus with its own LCLKP/LCLKN clock. Each LVDS input buffer has an internal resistance of 100 Ω, so an external resistor is not required. The DIF block includes two subblocks:

- **LVDS receiver:**

  Provides high flexibility for the LVDS interface, especially for the Printed-Circuit Board (PCB) layout and the control of the input port polarity and the input port mapping.

- **Data format block:**

 Enables the adaptation, which ensures the support of several data encoding modes.

Fig 19. LVDS Data Input Format (DIF) block diagram

11.4.1 Input port polarity

The polarity of each individual LVDS input (LD[15]P to LD[0]P and LD[15]N to LD[0]N) can be changed, ensuring a much easier PCB layout design. The input polarity is controlled with bits LD_POL[15:0] (see Table 59).

11.4.2 Input port mapping

Inverting the order of the LSB and the MSB of the LVDS bus using bit WORD_SWAP in register LD_CNTRL (see Table 60) also simplifies the design of the PCB (see Table 9).

Table 9.   Input LVDS bus swapping

Internal LVDS bus	External LVDS bus (WORD_SWAP = 0)	External LVDS bus (WORD_SWAP = 1)
LDI[15]P,N	LD[15]P,N	LD[0]P,N
LDI[14]P,N	LD[14]P,N	LD[1]P,N
LDI[13]P,N	LD[13]P,N	LD[2]P,N
LDI[12]P,N	LD[12]P,N	LD[3]P,N
LDI[11]P,N	LD[11]P,N	LD[4]P,N
LDI[10]P,N	LD[10]P,N	LD[5]P,N
LDI[9]P,N	LD[9]P,N	LD[6]P,N
LDI[8]P,N	LD[8]P,N	LD[7]P,N
LDI[7]P,N	LD[7]P,N	LD[8]P,N
LDI[6]P,N	LD[6]P,N	LD[9]P,N
LDI[5]P,N	LD[5]P,N	LD[10]P,N
LDI[4]P,N	LD[4]P,N	LD[11]P,N
LDI[3]P,N	LD[3]P,N	LD[12]P,N
LDI[2]P,N	LD[2]P,N	LD[13]P,N
LDI[1]P,N	LD[1]P,N	LD[14]P,N
LDI[0]P,N	LD[0]P,N	LD[15]P,N

11.4.3 Input port swapping

The LVDS DDR receiver block internally maps the incoming LVDS data bus into two buses with a single data rate (Figure 20).

Fig 20.   LVDS DDR receiver mapping LDAB SWAP = 0

These two buses can be swapped internally using bit LDAB_SWAP of register LD_CNTRL (see Table 60 and Figure 21).

Fig 21.   LVDS DDR receiver mapping LDAB SWAP = 1

11.4.4   Input port formatting

The LVDS DDR input bus multiplexes two 16-bit streams. The LVDS receiver block demultiplexes these two streams.

The two streams can carry two data formats:

- Folded
- Interleaved

The data format block is in charge of the data format adaptation (see Figure 22).

Fig 22.   LVDS DDR data formats

The DAC1627D1G25 can correctly decode the input stream using bit IQ_FORMAT of register LD_CNTRL (see Table 60), because it can determine which format is used on the LVDS DDR bus.

Table 10 shows the format mapping between the LVDS input data and the data sent to the two DAC channels depending on the data format selected.

Table 10.   Folded and interleaved format mapping

Data format	Data bit mapping
interleaved format (IQ_FORMAT = 1)	In[15..0] = An[15..0]; Qn[15..0] = Bn[15..0]
folded format (IQ_FORMAT = 0)	In[15..8] = An[15..8]; In[7..0] = Bn[15..8]
	Qn[15..8] = An[7..0]; Qn[7..0] = Bn[7..0]

11.4.5 Data parity/data enable

The ALIGN pins can be used in several ways:

- As datastream start flag for Multiple Devices Synchronization (see Section 11.13).
- As LVDS data enable which can be used to insert a DC level into the datastream. The SEL_EN bits in register LD_CNTRL (see Table 60) enable the programming of this mode. The DC level for both channels is selected using registers I_DC_LVL and Q_DC_LVL (see Table 62)
- As parity bit for the LD[15:0] to detect disruptions at the LVDS-input port bit PARITYC in register LD_CNTRL (see Table 60) enabling the control of this mode. A Parity error can generate an interrupt (INTR) reported on either IO0 or IO1 pin

11.5 Interrupt controller

The DAC1627D1G25 incorporates an interrupt controller that makes notifying a host-controller in case of an internal event. The INTR-signal can be made available on one of the IO pins. The polarity on the IO pins is programmable.

The internal event that must be tracked and generates an interrupt can be selected using the INTR_EN register (see Table 45). Two types of interrupt sources are considered:

- The ready-indicators (MAQ_RDY_B, MAQ_RDY_A, AUTO_CAL_RDY, and AUTO_DL_RDY; register INTR_FLAGS; see Table Table 47) notify the host-interface that the corresponding process (invoked by the host interface) has been finalized
- The error flags indicate that a failure has been detected. For example, on the LVDS-interface it is possible to check for parity errors and/or to monitor if the internal timing of the LVDS clock delay has changed since the calibration. Errors like these can result in critical timings within the Clock Domain Interface (CDI) which transfers the data from the LCLK to the DCLK domain

The selected event that has invoked the interrupt can be determined using the INTR_FLAGS register (see Table 47). The flags and the INTR signal are reinitialized by setting the INTR_CLEAR control bit in register INTR_CTRL (see Table 45).

11.6 General-purpose IO pins

The DAC1627D1G25 provides two general-purpose pins, IO0 and IO1. These pins can be used to observe the interrupt signal (INTR) or other internal signals (internal clocks, LVDS data, etc.). These pins can also be used as generic outputs to control external devices.

The internal signals that must be observed on these pins are selected using registers IO_MUX0, IO_MUX1, and IO_MUX2 (see Table 63 and Table 64).

11.7 Input clock

The DAC1627D1G25 operates with two clocks, one for the LVDS DDR interface and one for the DAC core.

11.7.1 LVDS DDR clock

The LVDS DDR clock can be interfaced as shown in Figure 23 because the clock buffer contains a 100 Ω internal resistor.


Fig 23. LVDS DDR clock configuration

11.7.2 DAC core clock

The DAC core clock can achieve a frequency of up to 1.25 Gsps. It includes internal biasing to support both AC-coupling and DC-coupling. The clock can be easily connected to any LVDS, CML or PECL clock sources.

Depending on the interface selected, the hardware configuration varies (see Figure 24 to Figure 26).


a. DC-coupling

b. AC-coupling

Fig 24. DAC core clock: LVDS configuration