imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to <u>http://www.renesas.com/inquiry</u>.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronic data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

16

H8/38086R Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Super Low Power Series

H8/38086RF H8/38086R H8/38085R H8/38084R H8/38083R

Renesas Electronics

www.renesas.com

Rev.3.00 2006.08

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

RENESAS

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Main Revisions for This Edition

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

- 5. Contents
- 6. Overview
- 7. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

Renesas

- 8. List of Registers
- 9. Electrical Characteristics
- 10. Appendix
- 11. Index

Rev. 3.00 Aug 23, 2006 Page iv of Ixxviii

Preface

H8/38086R Group is single-chip microcomputers made up of the high-speed H8/300H CPU employing Renesas Technology original architecture as their cores, and the peripheral functions required to configure a system. The H8/300H CPU has an instruction set that is compatible with the H8/300 CPU.

- Target Users: This manual was written for users who will be using the H8/38086R Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/38086R Group to the target users. Refer to the H8/300H Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 24, List of Registers.

Example:	Register name:	The following notation is used for cases when the same or a
		similar function, e.g. serial communication interface, is
		implemented on more than one channel:
		XXX_N (XXX is the register name and N is the channel
		number)
	Bit order:	The MSB is on the left and the LSB is on the right.



Notes:

When using an on-chip debugger (such as the E7 or E8) for H8/38086R program development and debugging, the following restrictions must be noted.

- 1. The $\overline{\text{NMI}}$ pin is reserved for the on-chip debugger, and cannot be used.
- 2. Pins P16, P36, and P37 cannot be used. In order to use these pins, additional hardware must be provided on the user board.
- 3. Area H'C000 to H'CFFF is used by the on-chip debugger, and is not available to the user.
- 4. Area H'F380 to H'F77F must on no account be accessed.
- 5. When the on-chip debugger is used, address breaks can be set as either available to the user or for use by the on-chip debugger. If address breaks are set as being used by the on-chip debugger, the address break control registers must not be accessed.
- 6. When the on-chip debugger is used, $\overline{\text{NMI}}$ is an input pin, P16 and P36 are input pins, and P37 is an output pin.
- 7. When on-board programming/erasing is performed in boot mode, the SCI3 (P41/RXD and P42/TXD) is used.
- 8. When using the on-chip debugger, set the FROMCKSTP bit in clock halt register 1 to 1.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/

H8/38086R Group manuals:

Document Title	Document No.
H8/38086R Group Hardware Manual	This manual
H8/300H Series Software Manual	REJ09B0213

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop 3 Tutorial	REJ10B0024
H8S, H8/300 Series High-performance Embedded Workshop 3 User's Manual	REJ10B0026

Renesas

Document Title	Document No.
F-ZTAT Microcomputer On-Board Programming	REJ05B0523



Rev. 3.00 Aug 23, 2006 Page viii of Ixxviii



Main Revisions for This Edition

Item	Page	Revisio	Revision (See Manual for Details)									
All		(Before)	(Before) $E7 \rightarrow$ (After) on-chip debugger									
Preface	vi	When using an on-chip debugger (such as the E7 or E8) for H8/38086R program development and debugging,										
1.1 Features	2	Compa	ict pa	ackage	9							
		Table an	Table amended									
		Package	Co	de		Old Code Bo		Body Si	ze F	Pin Pitch	Remarks	
		QFP-80	PF	RQP0080	IB-A	FP-80A		14×14	mm 0	.65 mm		
		TQFP-80	PT	QP0080k	C-A	TFP-80C		12×12	mm 0	.5 mm	_	
		P-TFLGA-85	i PT	LG0085J	A-A	TLP-85V		7 × 7 mr	n C	.65 mm		
Diagram Figure1.1 Internal Block Diagram of H8/38076R Group		2. The SCK4, SI4, SO4, and NMI pins are not available when the E7 or on-chip debugger is used.								le when the		
1.4 Pin Functions	19	Table an	nenc	led								
Table 1.4 Pin				Pi	n No.							
Functions		Type S	ymbol	FP-80A, TFP-80C	TLP-85V	Pad No.*1	Pad No.* ²	I/O	Functior	ıs		
		16-bit timer T pulse unit (TPU)	IOCA1	80	A3	81	80	I/O		output comp	nput capture are output, or	
		T	IOCB1	1	B1	1	1	Input	Pins for t input.	he TGR1B i	nput capture	
		Т	IOCA2	2	C1	2	2	I/O		output comp	nput capture are output, or	
		Т	IOCB2	3	B2	3	3	Input	Pins for t input.	he TGR2B i	nput capture	
2.1 Address Space and Memory Map	26	Note am				2000 +	o //	~FFF	and f	iam Ll'	-090 to	
, ,		Note: Th					-	-		OM HI	-380 [0	
Figure 2.1 Memory Map		H'F77F are used by the on-chip debugger. They are not available to the user when the on-chip deb being used.						ebugger is				

Item	Page	Revision (See Manual for Details)										
2.8.3 Bit-Manipulation	57 • Prior to executing BSET instruction											
Instruction	MOV.B #H'80, R0L											
	 • Prior to executing BCLR instruction 											
		MOV.B #H'3F, R0L										
3.1 Exception	62	Table amended										
Sources and Vector Address		Vector Source Origin Exception Sources Number Vector Address Priority										
Table 3.1 Exception		Address break Break conditions satisfied 5 H'000A to H'000B										
Sources and Vector		Internal interrupts* — 19 to 43 H'0026 to H'0057 Low										
Address												
3.2 Reset	63, 64	Replaced										
3.3 Interrupts	65	Description amended										
		The interrupt controller can set interrupts other than NMI to one of three mask levels in order to control multiple interrupts. The interrupt priority registers A to E (IPRA to IPRE) of the interrupt controller set the interrupt mask level.										
3.5.1 Notes on Stack	68	Description amended										
Area Use		To save register values, use PUSH.W Rn (MOV.W Rn, @–SP) or PUSH.L ERn (MOV.L ERn, @–SP). To restore register values, use POP.W Rn (MOV.W @SP+, Rn) or POP.L ERn (MOV.L @SP+, ERn).										
		During interrupt exception handling or when an RTE instruction is executed, CCR contents are saved and restored in word size.										
Section 4 Interrupt	73	Description amended										
Controller		Mask levels settable with IPR										
4.1 Features		An interrupt priority register (IPR) is provided for setting interrupt mask levels. Three mask levels can be set for each module for all interrupts except NMI and address break.										



Item	Page	Revision (See Manual for Details)					
4.3.8 Interrupt Priority		Description amended					
Registers A to E (IPRA to IPRE)	A	IPR sets mask levels (levels 2 to 0) for interrupts other than NMI and address break					
		Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5 and 4, 3 and 2, and 1 and 0 sets the mask level of the corresponding interrupt					
		Table amended					
		(Before) Priority level \rightarrow (After) Mask level					
4.3.9 Interrupt Mask	85	Table amended					
Register (INTM)		(Before) Priority level \rightarrow (After) Mask level					
4.4.1 External	86	(2) WKP7 to WKP0 Interrupts					
Interrupts		The interrupt mask level can be set by IPR.					
		(3) IRQ4, IRQ3, IRQ1, and IRQ0 Interrupts					
		The interrupt mask level can be set by IPR.					
		(4) IRQAEC Interrupts					
		The interrupt mask level can be set by IPR.					
4.4.2 Internal Interrupts	87	The interrupt mask level can be set by IPR.					
4.5 Interrupt	87	Description amended					
Exception Handling Vector Table		The lower the vector number, the higher the priority. The priority within a module is fixed. Mask levels for Interrupts other than NMI and address break can be modified by IPR.					



90 90, 91	 Table amended (Before) priority level → (After) mask level Description amended 2. The following control operations are performed by referencing the INTM1 and INTM0 bits in INTM and the I bit in CCR. When the I bit is set to 1, the interrupt request is held pending. 						
90, 91	Description amended 2. The following control operations are performed by referencing the INTM1 and INTM0 bits in INTM and the I bit in CCR.						
90, 91	2. The following control operations are performed by referencing the INTM1 and INTM0 bits in INTM and the I bit in CCR.						
	the INTM1 and INTM0 bits in INTM and the I bit in CCR.						
	• When the Libit is set to 1, the interrupt request is hold pending						
	• When the r bit is set to 1, the interrupt request is held pending.						
	• When the I bit is cleared to 0 and the INTM1 bit is set to 1, interrupts with mask level 1 or below are held pending.						
	• When the I bit is cleared to 0, the INTM1 bit is cleared to 0, and the INTM0 bit is set to 1, interrupt requests with mask level 0 are held pending.						
	 When the I bit, INTM1 bit, and INTM0 bit are all cleared to 0, all interrupt requests are accepted. 						
	3. If contention occurs between interrupts that are not held pending by the INTM1 and INTM0 bits in the INTM register and the I bit in CCR, the interrupt with the highest priority as shown in table 4.2 is selected, regardless of the IPR setting.						
92	Figure amended						
	Program execution state						
	Interrupt generated? No						
	Yes						
	Yes NMI or address						
	break?						
	INTM1 = 0? No						
	INTM0 = 0? Yes INTM1 = 0? No						
	I = 0? Mask level No Mask level 2						
	Yes Yes No						
	Yes						
9	92						



Item	Page	Revision (See Manual for Details)						
4.6.1 Interrupt Exception Handling Sequence Figure 4.3 Interrupt Exception Handling Sequence 4.6.2 Interrupt Response Times	93 94	Revision (See Manual for Details) Figure amended (Before) Address bus \rightarrow (After) Internal address bus (Before) $\overline{RD} \rightarrow$ (After) Internal read signal (Before) \overline{HWR} , $\overline{LWR} \rightarrow$ (After) Internal write signal (Before) \overline{D}_{15} to $\overline{D}_{0} \rightarrow$ (After) Internal data bus Table amended No. Execution Status						
Table 4.4 Interrupt Response Times (States)	Interrupt Interrupt mask level determination I or 2*1 sponse Times Note 1 amended							
4.7.2 Instructions that Disable Interrupts	96	Description amended When an interrupt request is generated, an interrupt is request is sent to the CPU after the interrupt controller has determined the mask level.						
Section 5 Clock Pulse Generators Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)	98	Figure amended						
5.2 System Clock Generator Figure 5.2 Typical Connection to Crystal Resonator	101	Figure amended Frequency Manufacturer Product Type C1, C2 Recommendation Value 4.19 MHz Kyocera Kinseki Corporation HC-491U-S 22 pF ±20%						
5.2.4 On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version)	102	Description amended The setting takes effect when the rest is cleared. When the on- chip oscillator is selected,						

Item	Page	Revision (See Manual for Details)							
5.3.1 Connecting	103	Description amended							
32.768-kHz/38.4-kHz Crystal Resonator		Clock pulses can be supplied to the subclock generator by connecting a 32.768-kHz or 38.4-kHz crystal resonator,							
Figure 5.5 Typical		Figure amended							
Connection to 32.768-kHz/38.4-kHz		Frequency Manufacturer Products Name C1, C2 Recommendation Value Equivalent Series Resistance							
Crystal Resonator		38.4 kHz Epson Toyocom C-4-TYPE 7 pF 30 kΩ max 32.768 kHz Epson Toyocom C-001R 7 pF 35 kΩ max							
Figure 5.6 Equivalent Circuit of 32.768- kHz/38.4-kHz Crystal Resonator	104	Figure amended $C_{o} = 0.9 \text{ pF(typ.)}$ $R_{s} = 35 \text{ k}\Omega \text{ (max.)}$							
	104	Description added							
		Notes on Use of Subclock Generator Circuit							
		the drive capacity of the subclock generator circuit is limited in der to reduce current consumption when operating in the bclock mode. As a result, there may not be sufficient additional argin to accommodate some resonators. Be sure to select a sonator with an equivalent series resistance (R_s) corresponding that shown in figure 5.6.							
5.3.3 External Clock	105	Title amended							
Input Method	_								
5.4.1 Prescaler S		Description amended							
	The output from prescaler S is shared by the on-chip perip modules. In active (medium-speed) mode and sleep (medium-speed) mode,								
5.5.3 Definition of Oscillation Stabilization Wait Time		, 109 Replaced							
5.5.6 Note on Using	110	Description amended							
Power-On Reset Circuit		The LSI's internal power-on reset circuit can be adjusted by connecting an external capacitor to the RES pin. Adjust the capacitance of the external capacitor to ensure sufficient oscillation stabilization time before reset clearing. For details, see section 22, Power-On Reset Circuit.							



Item	Page	Revision (See Manual for Details)							
6.1.1 System Control	112	Tab	Table amended						
Register 1 (SYSCR1)		Bit	Bit Name	Initial Value	R/W	Description			
		6	STS2	0	R/W	When an external clock is to be used, the minimum			
		5	STS1	0	R/W	value (STS2 = 1, STS1 = 0, STS0 = 1) is recommended.			
		4	STS0	0	R/W	If the internal oscillator is used, the settings $CTCS2 = 0$, STS = 1, and STS0 = 0 are recommended.			
						If the setting other than the recommended value is made, operation may start before the end of the waiting time.			
6.1.2 System	114	Tab	le amende	ed					
Control Register 2				Initial					
(SYSCR2)		Bit	Bit Name	Value	R/W	Description			
(0100112)		4	NESEL	1	R/W	Noise Elimination Sampling Frequency Select			
						The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock ($\phi_{osc})$. This bit selects the sampling frequency of ϕ_{osc} when ϕ_w is sampled. When $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used.			
						0: Sampling rate is $\phi_{osc}/16$.			
						1: Sampling rate is $\phi_{osc}/4$.			
		1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0			
		0	SA0	0	R/W	Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.			
						00:			
						01:			
						1X: φ _w /2			
6.1.3 Clock Halt Registers 1 and 2	115	Tab	le amende						
(CKSTPR1 and		Bit	Bit Name	Initial Value	R/W	Description			
`		7	S4CKSTP*1*4	1	R/W * ¹	SCI4 Module Standby			
CKSTPR2)						SCI4 enters standby mode when this bit is cleared to 0.			
		1	FROMCKSTP*1	*4 1	R/W	Flash Memory Module Standby			
						Flash memory enters standby mode when this bit is cleared to 0.			



Item	Page	Revisi	on (See Man	ual for D	etails)					
6.2 Mode Transitions	118	Note amended								
and States of LSI		A transition between different modes cannot be made to occur								
Figure 6.1 Mode Transition Diagram		simply because an interrupt request is generated. Make sure t enable interrupt requests.								
Table 6.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling	120	State Before Transition								
Ū		Active (medium- speed) mode	0 0 0	*	1 Active (high- speed mode (direc transi	t	f			
			0 1 0	*	1 Active (medi speed mode (direc transi	um- I) t	=			
Table 6.3 Internal State in Each Operating Mode	122	Note a	mended	Watch Mode	Subactive Mode	Subsleep Mode	Standby Mode			
		Peripheral modules	RTC	Functioning/ retained*8	Functioning/ retained*8	Functioning/ retained*8	Functioning/ retained* ⁸			
			Asynchronous event counter	Functioning* ⁵	Functioning	Functioning	Functioning* ⁵			
			Timer F	Functioning/ retained*6	Functioning/ etained*6	Functioning/ retained*6	Retained			
			TPU	Retained	Retained	Retained	Retained			
			WDT	Functioning*7/ retained	Functioning*7	Functioning* ⁷ / retained	Functioning* ⁷ / retained			
			SCI3/IrDA	Reset	Functioning/ retained* ²	Functioning/ retained* ²	Reset			
		 Notes: 5. Only incrementing of the external event timer by ECL/ECH and overflow interrupts operate. 6. Functioning if φw/4 is selected as an internal clock. Halted and retained otherwise. 7. Functioning if the on-chip oscillator is selected. 8. Functioning if the internal time keeping time-base function is 								
		selected and retained if the interval timer is selected.								

Rev. 3.00 Aug 23, 2006 Page xvi of Ixxviii



Item	Page	Revision (See Manual for Details)						
6.2.5 Subactive	125	Description amended						
Mode		In subactive mode, the system clock oscillator stops but on-chip peripheral modules other than TPU, IIC2, the $\Delta\Sigma$ A/D converter, the A/D converter, and PWM function.						
		The operating frequency of subactive mode is selected from $\varphi_w/2,$ $\varphi_w/4,$ and $\varphi_w/8$ by the SA1 and SA0 bits in SYSCR2.						
6.3 Direct Transition	126	Description amended						
		operating frequency modification in active mode						
		If the direct transition interrupt is disabled by IENR2, no direct transition takes place and a transition is made instead to sleep or watch mode.						
		Note: If a direct transition is attempted while the I bit in CCR is set to 1, the device remains in sleep or watch mode, and recovery is not possible.						
6.3.1 Direct Transition	127	Description amended						
from Active (High- Speed) Mode to Active		Example: When $\phi_{osc}/8$ is selected as the CPU operating clock following transition						
(Medium-Speed) Mode		Direct transition time = $(2 + 1) \times 1$ tosc + 14×8 tosc = 115 tosc						
6.3.2 Direct Transition	128	Description amended						
from Active (High-		Example: When ϕ osc/8 is selected as the CPU operating clock following transition						
Speed) Mode to Subactive Mode		Direct transition time = $(2 + 1) \times 1$ tosc + 14×1 tsubcyc = 3 tosc + 14 tsubcyc						
6.3.3 Direct Transition	-	Description amended						
from Active (Medium-		Example: When $\phi_{osc}/8$ is selected as the CPU operating clock before transition						
Speed) Mode to Active (High-Speed) Mode		Direct transition time = $(2 + 1) \times 8$ tosc + 14×1 tosc = 38 tosc						
6.3.4 Direct Transition	129	Description amended						
from Active (Medium-		Example: When \$\phi\conscripted is selected as the CPU operating clock before transition						
Speed) Mode to Subactive Mode		Direct transition time = $(2 + 1) \times 8$ tosc + 14×1 tsubcyc = 24 tosc + 14 tsubcyc						
6.3.5 Direct Transition	-	Description amended						
from Subactive Mode		Example: When $\phi w/8$ is selected as the CPU operating clock before transition and wait						
to Active (High-Speed) Mode		time = 8192 states Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times $ tosc = 24tw + 8206tosc						
	100							
6.3.6 Direct Transition from Subactive Mode	130	Description amended Example: When $\phi_{w/8}$ is selected as the CPU operating clock before transition, $\phi_{w/8}$ is						
to Active (Medium- Speed) Mode		Example. When ψ_{WS} is selected as the CPU operating clock following transition, and the wait time is 8,192 states						
		Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times 8tosc$ = $24tw + 65648tosc$						

Item	Page	Revision (Se	e Manu	al for De	etails)							
7.3 On-Board Programming Modes	142	The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3 (channel 2)										
7.6 Programmer	153	Description a	mended									
Mode		with the on-chip 64-kbyte flash memory (FZTAT64V3).										
7.8 Notes on Setting	154	Description amended										
Module Standby Mode	-	•						امما مام				
		Even if an inte in module sta the vector car	ndby mo	ode, prog								
9.1.5 Pin Functions	163	Description a	mended									
		• P15/TIOCB2										
		TPU Channel 2 Setting	Next table (1)	e Next ta (2)	ble	Next t	able (3)					
		PCR15	_	0	1		0	1				
		Pin Function	—	P15 inj pin	put P15 o pi		input P ⁻	15 output pin				
					P		FIOCB2 input	-				
		Note: * When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin function becomes the TIOCB2 input pin. Clear PCR15 to 0 when using TIOCB2 as an input pin.										
		TPU Channel 2 Setting	(2) (3)		(1)							
		MD1, MD0	B'00				B'10, B'01, B'	11				
			IOB3 to IOB0 B'0000 B'1xxx B'0001 to B'0111 B'xxxx									
		CCLR1, CCLR0 B'xx Output Function Cotting prohibited										
		Output Function — Setting prohibited [Legend] x: Don't care.										
	164	 P14/TIOCA2/TCLKC pin Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA2 input pin. Clear PCR14 to 0 when using TIOCA2 as an input pin. When the TPSC2 to TPSC0 bits in TCR_2 are set to B'110, the pin function becomes the TCLKC input pin. Clear PCR14 to 0 when using TCLKC as an input pin. 										
		TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)				
		MD1, MD0		'00	B'1x	B'10	B'1					
		IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other that	n B'xx00				
		CCLR1, CCLR0	—	—	—	—	Other than B'01	B'01				
		Output Function	—	Output compare	—	PWM mode 1* output	PWM mode 2	_				



Item 9.1.5 Pin Functions	Page 165	Revision (Se		I for Detai	is)							
	105	Description amended										
		• P13/TIOCB	P13/TIOCB1/TCLKB pin									
		TPU Channel 1 Setting	Next table (1)	Next ta	able (2)	Ne	ext table (3)					
		PCR13	—	0	1	0		1				
		Pin Function	—	P13 input pin	P13 output pin	P13 input		output oin				
						TIOC	CB1 input pi	n				
					TCLKB	input pin*						
				SC0 bits in TCR	_1 or TCR_2 a	re set to B'10	01, the pin f	unction				
			the TCLKB in B13 to 0 when	put pin. 1 using TCLKB as	an innut nin							
		oldar i ol			an input pin.							
		TPU Channel 1 Setting	(2)	(3)		(1)						
		MD1, MD0		B'00		B'10, B'01, B'11						
		IOB3 to IOB0	B'0000	B'1xxx B'000	1 to B'0111	B'xxxx						
		CCLR1, CCLR0	B'xx									
		Output Function — Setting prohibited										
		[Legend] x: Don't care.										
	166	 P12/TIOCA[*] 		pin		AO 1-11 - 4 - 11						
		Clear PC 2. When the becomes	the TIOCA1 in R12 to 0 when TPSC2 to TP the TCLKA in	nput pin. using TIOCA1 a SC0 bits in TCR_	s an input pin. _1 or TCR_2 a							
		becomes Clear PC 2. When the becomes	the TIOCA1 in R12 to 0 when TPSC2 to TP the TCLKA in	nput pin. I using TIOCA1 a SC0 bits in TCR_ put pin.	s an input pin. _1 or TCR_2 a			unction				
		becomes Clear PCI 2. When the becomes Clear PCI TPU Channel 1	the TIOCA1 ir R12 to 0 when TPSC2 to TP the TCLKA in R12 to 0 when (2)	nput pin. I using TIOCA1 a SC0 bits in TCR_ put pin. I using TCLKA as	s an input pin. 1 or TCR_2 a an input pin.	e set to B'10	0, the pin fu	unction (2)				
		becomes Clear PCI 2. When the becomes Clear PCI TPU Channel 1 Setting	the TIOCA1 ir R12 to 0 when TPSC2 to TP the TCLKA in R12 to 0 when (2)	nput pin. u using TIOCA1 a SC0 bits in TCR_ put pin. u using TCLKA as	s an input pin. 1 or TCR_2 ar an input pin. (2) B'1x B'xx00	e set to B'10	00, the pin fu	(2) (2)				
		becomes Clear PCI 2. When the becomes Clear PCI TPU Channel 1 Setting MD1, MD0	the TIOCA1 ir R12 to 0 when TPSC2 to TP the TCLKA in R12 to 0 when (2) B'0000 B'0100	nput pin. u using TIOCA1 a SC0 bits in TCR- put pin. u using TCLKA as (1) '00 B'0001 to B'0011 B'0101 to	s an input pin. 1 or TCR_2 ar an input pin. (2) B'1x B'xx00	(1) B'10 Other than B'xx00	00, the pin fu (1) B'1	(2) (2)				

Item	Page	Revision (See Manual for Details)								
9.2.5 Pin Functions	171	Description a	amendeo	ł						
		• P32/TXD32/SCL pin The pin function is switched as shown below according to the combination of the PCR32 bit in PCR3, ICE bit in ICRR1, TE bit in SCR32, and SPC32 bit in SPCR.								
		ICE			0			1		
		SPC32		C)		1	x		
		TE		×	(×	x		
		PCR32	0		1		x	x		
		Pin Function	P32 inpu	t pin	P32 output	pin	TXD32 output pin*	SCL I/O pin		
		• P31/RXD3	• TXD32 outp 2/SDA p n is switched	ut pin. N as showr	n below acco		rk state is entered	of the PCR31 bit i		
		ICE			0			1		
		RE	C				1	x		
		PCR31	0		1		x	x		
		Pin Function		31 input pin P31 output pir		t pin	RXD32 output pin	SDA I/O pin		
	172	• P30/SCK32/TMOW pin The pin function is switched as shown below accor in PMR3, PCR30 bit in PCR3, CKE 1 and CKE								
		TMOW			0			1		
		CKE 1		0)		1	x		
		CKE 0		0		1	х			
		CKL 0		0			^	x		
		COM	0		1	x	×	x		
			0	1	1 x		x x	x x		
		COM		1 P30 output		x	x	x		
		COM PCR30	0 P30 input pin	1 P30	x SCK32	x	x x SCK32 input	x x TMOW output		
	175	COM PCR30 Pin Function	0 P30 input pin care. amended	1 P30 output pin	x SCK32	x	x x SCK32 input	x x TMOW output		
	175	COM PCR30 Pin Function [Legend] x: Don't	0 P30 input pin care. amendeo Initial	1 P30 output pin	x SCK32	x putput	x x SCK32 input	x x TMOW output		
	175	COM PCR30 Pin Function [Legend] x: Don't Description a	0 P30 input pin care. amendeo nitial p Value	1 P30 output pin	x SCK32 pir	x putput 1	x x SCK32 input	x X TMOW output pin		
	175	COM PCR30 Pin Function [Legend] x: Don't Description a Bit Bit Name	0 P30 input pin care. amendeo nitial p Value	1 P30 output pin	x SCK32 pir Descriptio P40/SCK3 Selects wh	x putput n n/TMIF ether pi	x SCK32 input pin	x TMOW output pin		
	175	COM PCR30 Pin Function [Legend] x: Don't Description a Bit Bit Name	0 P30 input pin care. amendeo nitial p Value	1 P30 output pin	x SCK32 pir Descriptio P40/SCK3 Selects wh P40/SCK3	x putput n 1/TMIF ether pi 1 or as	x SCK32 input pin Pin Function Switt n P40/SCK31/TM FMIF.	x TMOW output pin		
9.3.3 Port Mode Register 4 (PMR4)	175	COM PCR30 Pin Function [Legend] x: Don't Description a Bit Bit Name	0 P30 input pin care. amendeo nitial p Value	1 P30 output pin	x SCK32 pir Descriptio P40/SCK3 Selects wh	x putput n 1/TMIF ether pi 1 or as (31 I/O	x SCK32 input pin Pin Function Switt n P40/SCK31/TM FMIF.	x TMOW output pin		



Item	Page	Revision (See Ma	nual f	or De	tails)					
9.3.4 Pin Functions	176	Description	ription amended								
		P42/TXD31/IrTXD/TMOFH pin									
		TMOFH				0				1	
		SPC31		0				1		x	
		TE		×			×			x	
		IrE		x		0	0 1			х	
		PCR42	0		1	71/20	x	X		X	
		Pin Function	P42 input	tpin P	42 output pin		TXD31 output IrTXD out pin* pin*			MOFH Itput pin	
			n't care.								
			C31 is set to XD32 outpu					te is entered	, 1 is outp	ut from	
	177	• P40/SCK	31/TMI	F pin							
		TMIF			0				1		
		CKE1		0			1		×		
		CKE0		0		1	0	1	x		
		COM	C		1	x	х	х	x		
		PCR40 Pin Function	0 P40 input	1 P40 outpu	ut SCH		x CK31	x Setting	X TMIF inp	out	
		pin pin output pin input pin prohibited pin [Legend] x: Don't care.									
		[Legena] X: Do	nt care.								
9.8.4 Pin Functions	192	Description	cription amended								
		• P92/IRQ4	P92/IRQ4 pin								
		IRQ4			0				1		
		PCR92		0		1		0	Ì	-	
		Pin Function	P92	2 input pin	P92	output pin	IRQ4	input pin	Set prohi	tting bited	
							_				
9.9.3 Pin Functions	194, 195	Replaced									
9.10.3 Pin Functions	198	Description	Description amended								
		• PB2/AN2	PB2/AN2/IRQ3 pin								
		IRQ3	0				1				
		CH3 to CH0		her than B'0110	E	3'0110		x			
		Pin Function	Pin Function PB2 input pin AN2 input pin Ī		IRQ3 ir	RQ3 input pin					
		[Legend] x: Do	n't care.								
	199	• PB1/AN1,	/IRQ1 p	Q1 pin							
		IRQ1			0				1		
		CH3 to CH0		her than B'0101		B'0101			x		
		Pin Function		I input pin	AN	1 input pin		IRQ1 i	nput pin		
		[Legend] x: Do	n't care.								

Item	Page	Revi	ision (Se	ee Mai	nual f	or Details)				
9.10.3 Pin Functions	199	Description amended								
		PB0/AN0/IRQ0 pin								
		IRQ0		1-		0	1			
			o CH0	Oth	er than 0100	B'0100	x			
		Pin Fi	unction		input pin	AN0 input pin	IRQ0 input pin			
		[Legen	d] x: Don't	care.		ц				
9.11.1 Serial Port Control Register	201	Table amended								
		(Bef	ore) outp	out data	$a \rightarrow (A)$	After) the outpu	ut data polarity			
(SPCR)		(Bef	ore) inpu	ıt data	\rightarrow (Af	iter) the input o	lata polarity			
9.12.1 How to Handle	202	Desc	cription a	amend	ed					
Unused Pin			n unuse ie of the				recommended to handle it			
		— Set the output of the unused pin to high and pull it up to Vcc with an external resistor of approximately 100 k Ω .								
							ow and pull it down to timately 100 kΩ.			
10.3.5 RTC Control	208	Table amended								
Register 1 (RTCCR1)				Initial						
		Bit 3	Bit Name	Value 0	R/W R/W	Description Reserved				
		3	_	U	n/ W	Only 0 can be writter	to this bit.			
		2 to 0	_	All 0	_	Reserved				
						These bits are alway	s read as 0.			
10.3.7 Clock Source	210	Description amended								
Select Register	2.0		•			controls start/	stop of counter operation			
(RTCCSR)							to be of the than $\frac{1}{\frac{1}{2}}$			
		-	cted,							
		Bit	Bit Name	Initial Value	R/W	Description				
		3	RCS3	1	R/W	Clock Source Select	tion			
		2	RCS2	0	R/W		Free running counter operation			
		1	RCS1	0	R/W	0001: 0/32	Free running counter operation			
		0	RCS0	0	R/W		Free running counter operation			
							Free running counter operation			
							Free running counter operation			
							Free running counter operation			
							Free running counter operation			
						0111: φ/8192······ 1000: φw/4 ·····	Free running counter operation			
					<u>.</u>		the above are prohibited.			



Item	Page	Revision (See Manual for Details)						
10.4.2 Initial Setting Procedure Figure 10.3 Initial Setting Procedure	212	Figure amended RUN in RTCCR1 = 0 RTC operation is stopped.						
		RST in RTCCR1 = 1 RTC registers and clock count controller are reset. RST in RTCCR1 = 0 Clock output and clock source are selected and second, minute, hour, day-of-week, operating mode, and a.m/p.m are set. RUN in RTCCR1 = 1 RTC operation is started.						
10.6.2 Notes on Using Interrupts	215	Added						
11.6.1 16-Bit Timer	228	Description amended						
Mode		If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match						
11.6.2 8-Bit Timer	228	Description amended						
Mode		(1) TCFH, OCRFH						
		If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match						
	229	Description amended						
		(2) TCFL, OCRFL						
		If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match						
11.6.3 Flag Clearing	229	Description amended						
		For ST of (1) formula, please substitute the longest number of execution states in used instruction.						