

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









RoHS'

HALOGEN

FREE

## 17 $\Omega$ , +12 V / ± 5 V / +5 V / +3 V, 8-Ch / Dual 4-Ch High Performance Analog Multiplexers

#### **DESCRIPTION**

The DG408LE, DG409LE are monolithic analog multiplexers / demultiplexers designed to operate on single and dual supplies. Single supply voltage ranges from 3 V to 16 V while dual supply operation is recommended with  $\pm$  3 V to  $\pm$  8 V.

The DG408LE is an 8 channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3 bit binary address (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>). The DG409LE is a dual 4 channel differential analog multiplexer designed to connect one of four differential inputs to a common dual output as determined by its 2 bit binary address (A<sub>0</sub>, A<sub>1</sub>). Break-before-make switching action to protect against momentary crosstalk between adjacent channels.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer / demultiplexer to all switches off for stacking several devices. All control inputs, address (Ax) and enable (EN) are TTL compatible over the full specified operating temperature range.


The DG408LE, DG409LE feature low on-resistance, fast switching time, and low leakage. They are ideal for data acquisition, control and automation, test instrument, and healthcare products. The DG408LE, DG409LE has an internal regulator powers the logic circuit. Such design reduces device power consumption and makes them ideal for battery operated applications.

The DG408LE, DG409LE are available in TSSOP16, SOIC16, and QFN16 packages.

Dual-In- Line, SOIC and TSSOP

#### **FEATURES**

 Pin-for-pin compatibility with DG408, DG409, and DG508, DG509



- Low power consumption: 6 μA/max., EN = Vx = 5 V
- Lower on-resistance:  $R_{DS(on)}$  17  $\Omega$  typ.
- Fast switching: ton 55 ns, toff 36 ns
- Break-before-make guaranteed
- Low leakage: I<sub>S(OFF)</sub> 1 nA max.
- TTL, CMOS, LV logic (3 V) compatible
- -99 dB off-isolation and -98 dB crosstalk at 100 kHz
- Low parasitic capacitances: C<sub>S(OFF)</sub> = 5.5 pF, C<sub>D(ON)</sub> = 35 pF (DG408LE)
- ESD Protection:
  - ± 2.5 kV human body model
  - ± 100 V machine model
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

#### Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non-RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details.

#### **BENEFITS**

- · High accuracy
- Single and dual power rail capacity
- Wide operating voltage range
- Simple logic interface

### **APPLICATIONS**

- Automatic test equipment
- Data acquisition systems
- Meters and instruments
- Medical and healthcare systems
- Communication systems
- Audio and video signal routing
- Relay replacement
- Battery powered systems
- Computer peripherals
- Audio and video signal routing


#### FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS

S<sub>7</sub>

A<sub>0</sub> 1 16 A<sub>1</sub>
EN 2 Decoders/Drivers 15 A<sub>2</sub>
V- 3 14 V+
S<sub>2</sub> 5 S<sub>3</sub> 6 11 S<sub>6</sub>

Top View

DG409LE Dual-In- Line, SOIC and TSSOP



Document Number: 78084


 $S_4$ 


D

DG408LE



## **QFN OUTLINE**





TRUTH TABLE (DG408LE)									
A <sub>2</sub>	<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>	EN	ON SWITCH					
Х	Х	Х	0	None					
0	0	0	1	1					
0	0	1	1	2					
0	1	0	1	3					
0	1	1	1	4					
1	0	0	1	5					
1	0	1	1	6					
1	1	0	1	7					
1	1	1	1	8					

TRUTH '	TRUTH TABLE (DG409LE)										
A <sub>1</sub>	A <sub>0</sub>	EN	ON SWITCH								
Х	Х	0	None								
0	0	1	1								
0	1	1	2								
1	0	1	3								
1	1	1	4								

#### Note

• For low and high voltage levels for V<sub>AX</sub> and V<sub>EN</sub> consult "Digital Control" parameters for specific V+ operation.

ORDERING INF	ORDERING INFORMATION								
TEMP. RANGE	CONFIGURATION	PACKAGE	PART NUMBER	MIN. ORDER / PACK. QUANTITY					
		16-pin TSSOP	DG408LEDQ-GE3	Tube 360 units					
		10-рін 1330ғ	DG408LEDQ-T1-GE3	Tape and reel, 3000 units					
	8 Channel	16 pin 2010	16-pin SOIC DG408LEDY-GE3  16-pin QFN (3 mm x 3 mm)	Tube 500 units					
	Single Ended DG408LE	16-ріп 3010		Tape and reel, 2500 units					
-40 °C to +85 °C	DO400EE	(3 mm x 3 mm)		Tape and reel, 2500 units					
Lead-free		16-pin TSSOP	DG409LEDQ-GE3	Tube 360 units					
		16-рін 1550Р	DG409LEDQ-T1-GE3	Tape and reel, 3000 units					
	Dual 4 Channel	16-pin SOIC	DG409LEDY-GE3	Tube 500 units					
	Differential DG409LE	10-ріп 3010	DG409LEDY-T1-GE3	Tape and reel, 2500 units					
	DG409EE	16-pin QFN (3 mm x 3 mm) Variation 2	DG409LEDN-T1-GE4	Tape and reel, 2500 units					

## Note

- -T1 indicates tape and reel, -GE3 indicates lead (Pb)-free and RoHS-compliant, NO -GE3 indicates standard tin/lead finish.
- Exposed pad of QFN package can be connected to GND, V-, or left floating.



ABSOLUTE MAXIMUM RATINGS							
PARAMETER		LIMIT	UNIT				
V+ to V- e		18					
GND to V-		-18	V				
Digital Inputs <sup>a</sup> , V <sub>S</sub> , V <sub>D</sub>		(V-) - 0.3 to (V) + 0.3					
Current (any terminal)		30	mA				
Peak Current, S or D (pulsed at 1 ms, 10 % of	100	IIIA					
Storage Temperature	(D suffix)	-65 to +125	°C				
	16-pin plastic TSSOP <sup>c</sup>	600					
Power Dissipation (package) <sup>b</sup>	16-pin narrow SOIC <sup>c</sup>	600	mW				
	16-pin miniQFN <sup>d</sup>	1385					
ESD Human Body Model (HBM); per ANSI /	ESDA / JEDEC® JS-001	2500	V				
Latch Up Current, per JESD78D		300	mA				

#### Notes

- a. Signals on S<sub>X</sub>, D<sub>X</sub>, A<sub>X</sub>, or EN exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads soldered or welded to PC board.
- c. Derate 8 mW/°C above 75 °C.
- d. Derate 17.3 mW/°C above 70 °C
- e. Also applies when V- = GND

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

		TEST CONDITIONS			D SU	JFFIX		
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 12 V, ± 10 %, V- = 0 V	TEMP. b	TYP. d	-40 °C t	o +85 °C	UNIT	
		V <sub>EN</sub> = 0.8 V or 2.4 V <sup>f</sup>			MIN. c	MAX. c		
Analog Switch								
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	0	12	V	
Drain-Source	R <sub>DS(on)</sub>	$V_D = 10.8 \text{ V}, V_D = 2 \text{ V or } 9 \text{ V}, I_S = 10 \text{ mA}$	Room	17	-	23		
On-Resistance	1 1DS(on)	sequence each switch on	Full	-	-	27		
R <sub>DS(on)</sub> Matching Between Channels <sup>g</sup>	$\Delta R_{DS}$	$V_D = 10.8 \text{ V}, V_D = 2 \text{ V or } 9 \text{ V}$	Room	1	-	3	Ω	
On-Resistance Flatness	R <sub>FLAT(on)</sub>	I <sub>S</sub> = 10 mA	Room	3		6.5		
			Room	-	-1	1		
Switch Off Leakage	I <sub>S(off)</sub>	$V_{EN} = 0 \text{ V}, V_{D} = 11 \text{ V or } 1 \text{ V}$	Full	-	-5	5		
Current a		V <sub>S</sub> = 1 V or 11 V	Room	-	-1	1	- A	
	I <sub>D(on)</sub>		Full	-	-5	5	nA	
Channel On Leakage		V V 1V 2 11 V	Room	-	-1	1		
Current <sup>a</sup>	I <sub>D(on)</sub>	$V_S = V_D = 1 \text{ V or } 11 \text{ V}$	Full	-	-5	5		
Digital Control		,						
Logic High Input Voltage	$V_{INH}$		Full	-	2.4	-	V	
Logic Low Input Voltage	$V_{INL}$		Full	-	-	0.8	V	
Input Current <sup>a</sup>	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.8 \text{ V}$	Full	-	-1	1	μA	
Dynamic Characteristics				ı	ı	1	ı	
		$V_{S1} = 8 \text{ V}, V_{S8} = 0 \text{ V}, (DG408LE)$	Room	85	-	100		
Transition Time	t <sub>TRANS</sub>	$V_{S1b} = 8 \text{ V}, V_{S4b} = 0 \text{ V}, \text{ (DG409LE)}$ see figure 2	Full	-	-	110		
Break-Before-Make Time	+	$t_{OPEN}$ $V_{S(all)} = V_{DA} = 5 V$ see figure 4	Room	34	1	-		
Break-Belore-Wake Time	rOPEN		Full	-	-	-	ns	
Fachla Time On Time	t <sub>ON(EN)</sub>		Room	55	-	72		
Enable Turn-On Time		$V_{AX} = 0 \text{ V}, V_{S1} = 5 \text{ V (DG408LE)}$	Full	-	-	82		
Facility To Commission		$V_{AX} = 0 \text{ V, } V_{S1b} = 5 \text{ V (DG409LE)}$ see figure 3	Room	36	-	47		
Enable Turn-Off Time	t <sub>OFF(EN)</sub>	See ligare o	Full	-	-	50		
Charge Injection e (DG408LE)	0	0 1-5 / 0 / 5	Room	-11	-	-	0	
Charge Injection e (DG409LE)	Q	$C_L = 1 \text{ nF}, V_{GEN} = 6 \text{ V}, R_{GEN} = 0 \Omega$	Room	-10	-	-	рC	
Off Isolation e, h (DG408LE)	OIDD		Room	-99	-	-		
Off Isolation e, h (DG409LE)	OIRR	( 400 LU B 50 C	Room	-87	-	-		
Crosstalk e (DG408LE)	.,	$f = 100 \text{ kHz}, R_L = 50 \Omega$	Room	-98	-	-	dB	
Crosstalk e (DG409LE)	X <sub>TALK</sub>		Room	-109	-	-		
Source Off Capacitance e (DG408LE)			Room	5.5	-	-		
Source Off Capacitance e (DG409LE)	$C_{S(off)}$	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	5.5	-	-		
Drain Off Capacitance <sup>e</sup> (DG408LE)	_		Room	25	-	-		
Drain Off Capacitance <sup>e</sup> (DG409LE)	$C_{D(off)}$	$f = 1 \text{ MHz}, V_D = 2.4 \text{ V}, V_{EN} = 0 \text{ V}$	Room	13.5	-	-	pF	
Drain On Capacitance (DG408LE)	0	f = 1 MHz, V <sub>D</sub> = 0 V, V <sub>EN</sub> = 2.4 V	Room	35	-	-		
Drain On Capacitance e (DG409LE)	C <sub>D(on)</sub>	(DG409LE only)	Room	23.5	-	-		
Power Supplies						•		
Power Supply Range	V+			-	3	12	V	
Power Supply Current	l+	$V_{EN} = V_A = 0 \text{ V or 5 V}$	Room	3.5		6	μΑ	

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25 °C, Full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on Channel 4 do to proximity to the drain pin.



SPECIFICATIONS (	Dual Sup	oly V+ = 5 V, V - = -5 V)						
PARAMETER	SYMBOL	TEST CONDITIONS UNLESS OTHERWISE SPECIFIED	TEMP. b	TYP. d		IFFIX o +85 °C	UNIT	
.,,	01202	V+ = 5 V, ± 10 %, V- = -5 V V <sub>EN</sub> = 0.6 V or 2.4 V <sup>f</sup>			MIN. c	MAX. c	<b>U</b>	
Analog Switch								
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	-5	5	V	
Drain-Source	Basis	$V_D = \pm 3.5 \text{ V}, I_S = 10 \text{ mA}$	Room	15	-	25	Ω	
On-Resistance	R <sub>DS(on)</sub>	sequence each switch on	Full	-	-	30	52	
	lo, m		Room	-	-1	1		
Switch Off Leakage	I <sub>S(off)</sub>	V+ = 5.5, V- = 5.5 V	Full	-	-5	5		
Current a	la	$V_{EN} = 0 \text{ V}, V_D = \pm 4.5 \text{ V}, V_S = \pm 4.5 \text{ V}$	Room	-	-1	1	nA	
	I <sub>D(off)</sub>		Full	-	-5	5	11/4	
Channel On Leakage	I	V+ = 5.5 V, V- = -5.5 V	Room	-	-1	1		
Current a	I <sub>D(on)</sub>	$V_{EN} = 2.4 \text{ V}, V_D = \pm 4.5 \text{ V}, V_S = \pm 4.5 \text{ V}$	Full	-	-5	5		
Digital Control								
Logic High Input Voltage	V <sub>INH</sub>		Full	-	2.4	-	V	
Logic Low Input Voltage	V <sub>INL</sub>		Full	-	-	0.6	V	
Input Current <sup>a</sup>	I <sub>IN</sub>	V <sub>AX</sub> = V <sub>EN</sub> = 2.4 V or 0.6 V	Full	-	-1	1	μΑ	
Dynamic Characteristics								
	t <sub>TRANS</sub>	$\begin{array}{c} V_{S1} = 3.5 \text{ V},  V_{S8} = -3.5 \text{ V},  (\text{DG408LE}) \\ V_{S1b} = 3.5 \text{ V},  V_{S4b} = -3.5 \text{ V},  (\text{DG409LE}) \\ \text{see figure 2} \end{array}$	Room	87	-	100	ns	
Transition Time			Full	-	-	120		
Break-Before-Make Time	+	V <sub>S(all)</sub> = V <sub>DA</sub> = 3.5 V see figure 4	Room	84	1	-		
break-before-wake fiffle	t <sub>OPEN</sub>		Full	-	-	-		
Enable Turn-On Time	+		Room	58	-	73		
Enable rum-On Time	t <sub>ON(EN)</sub>	$V_{AX} = 0 \text{ V}, V_{S1} = 3.5 \text{ V} (DG408LE)$	Full	-	-	80		
Enable Turn-Off Time	_	$V_{AX} = 0 \text{ V}, V_{S1b} = 3.5 \text{ V (DG409LE)}$ see figure 3	Room	31	-	46		
Enable rum-Oil Time	t <sub>OFF(EN)</sub>	3	Full	-	-	51		
Source Off Capacitance e (DG408LE)			Room	6	-	-		
Source Off Capacitance e (DG409LE)	C <sub>S(off)</sub>	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	5.5	-	-		
Drain Off Capacitance e (DG408LE)		£ 4 MU- V 0 V V 0 V	Room	26	-	-	F	
Drain Off Capacitance e (DG409LE)	C <sub>D(off)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	14	-	-	pF	
Drain On Capacitance <sup>e</sup> (DG408LE)		f 1MI-V 0VV 04V	Room	36	-	-		
Drain On Capacitance <sup>e</sup> (DG409LE)	C <sub>D(on)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 2.4 \text{ V}$	Room	24	-	-		

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25  $^{\circ}$ C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS UNLESS OTHERWISE SPECIFIED		TYP. d		JFFIX o +85 °C	UNIT
. ,	OTHIDOL	$V+ = 5 V$ , $\pm 10 \%$ , $V- = 0 V$ $V_{EN} = 0.6 V$ or 2.4 $V^f$	TEMP. b		MIN. c	MAX. c	Oitii
Analog Switch							
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>		Full	-	0	5	V
Drain-Source On-Resistance	R <sub>DS(on)</sub>	$V+=4.5~V,~V_D~or~V_S=1~V~or~3.5~V,~~I_S=5~mA$	Room Full	28	-	36 41	
R <sub>DS(on)</sub> Matching Between Channels <sup>g</sup>	$\Delta R_{DS}$	$V+ = 4.5 \text{ V}, V_D = 1 \text{ V or } 3.5 \text{ V},$	Room	1	-	3	Ω
On-Resistance Flatness	R <sub>FLAT(on)</sub>	$I_S = 5 \text{ mA}$	Room	-	-	4	
			Room	-	-1	1	
Switch Off Leakage	I <sub>S(off)</sub>	$V+ = 5.5 V, V_S = 1 V \text{ or } 4 V$	Full	-	-5	5	
Current a	ı	$V_D = 4 \text{ V or } 1 \text{ V}$	Room	-	-1	1	nA
	I <sub>D(off)</sub>		Full	-	-5	5	IIA
Channel On Leakage		$V+ = 5.5 \text{ V}, V_D = V_S = 1 \text{ V or } 4 \text{ V}$	Room	-	-1	1	
Current a	I <sub>D(on)</sub>	sequence each switch on	Full	-	-5	5	
Digital Control							
Logic High Input Voltage	$V_{INH}$	V+ = 5 V	Full	-	2.4	-	V
Logic Low Input Voltage	$V_{INL}$	V+ = 5 V	Full	-	-	0.6	
Input Current <sup>a</sup>	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.6 \text{ V}$	Full	-	-1	1	μΑ
Dynamic Characteristics							
Transition Time	t <sub>TRANS</sub>	$V_{S1} = 3.5 \text{ V}, V_{S8} = 0 \text{ V}, (DG408LE)$	Room	113	-	135	ns
		$V_{S1b} = 3.5 \text{ V}, V_{S4b} = 0 \text{ V}, (DG409LE)$ see figure 2	Full	-	-	165	
Break-Before-Make Time	t <sub>OPEN</sub>	$V_{S(all)} = V_{DA} = 3.5 \text{ V},$	Room	75	1	-	
bleak-belole-iviake fillie		see figure 4	Full	-	-	-	
Enable Turn-On Time	t <sub>ON(EN)</sub>		Room	77	-	89	
Litable fulli-Off fillie		$V_{AX} = 0 \text{ V}, V_{S1} = 3.5 \text{ V} (DG408LE)$	Full	-	-	110	
Enable Turn-Off Time		$V_{AX} = 0 \text{ V}, V_{S1b} = 3.5 \text{ V (DG409LE)}$ see figure 3	Room	43	-	50	
Lilable rulli-Oli fillie	t <sub>OFF(EN)</sub>	Ç	Full	-	-	53	
Charge Injection e (DG408LE)	Q	$C_L = 1 \text{ nF, } R_{GEN} = 0 \Omega, V_{GEN} = 2.5 \text{ V}$	Room	-2	-	-	рС
Charge Injection e (DG409LE)	3	OL = 1111, NGEN = 0.52, VGEN = 2.3 V	Room	-2	-	-	ρС
Off Isolation e, h (DG408LE)	OIRR		Room	-100	-	1	
Off Isolation e, h (DG409LE)	OINN	f = 100 kHz, $R_L$ = 50 $\Omega$	Room	-83	-	-	dB
Crosstalk e (DG408LE)	<b>V</b>	1 = 100 KHZ, NL = 30 52	Room	-101	-	-	ub
Crosstalk e (DG409LE)	X <sub>TALK</sub>		Room	-108	-	-	
Source Off Capacitance e (DG408LE)	C <sub>S(off)</sub>	f = 1 MHz, V <sub>S</sub> = 0 V, V <sub>EN</sub> = 0 V	Room	6.5	-	-	
Source Off Capacitance e (DG409LE)	- 5(011)	, 0 EIN	Room	6.5	-	-	
Drain Off Capacitance e (DG408LE) Drain Off Capacitance e	C <sub>D(off)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	30	-	-	pF
(DG409LE)  Drain On Capacitance e	,		Room	16	-	-	
(DG408LE)  Drain On Capacitance e	C <sub>D(on)</sub>	f = 1 MHz, V <sub>D</sub> = 0 V, V <sub>EN</sub> = 2.4 V	Room	40	-	-	
(DG409LE)	(- /		Room	26.5	-	-	

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25 °C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.




SPECIFICATIONS (S	igic oup	TEST CONDITIONS			D 61	JFFIX	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED	TEMP. b	TYP. d		o +85 °C	UNIT
	O'IMBOL	V+ = 3 V, ± 10 %, V- = 0 V V <sub>EN</sub> = 0.4 V or 2 V <sup>f</sup>			MIN. c	MAX. c	
Analog Switch							
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	0	3	V
Drain-Source	B-a	$V+ = 2.7 \text{ V}, V_D = 0.5 \text{ or } 2.2 \text{ V},$	Room	63	=	80	Ω
On-Resistance	R <sub>DS(on)</sub>	$I_S = 5 \text{ mA}$	Full	-	-	92	22
	مر بوا		Room	-	-1	1	
Switch Off Leakage	I <sub>S(off)</sub>	$V+ = 3.3 V, V_S = 2 \text{ or } 1 V, V_D = 1 \text{ or } 2 V$	Full	-	-5	5	
Current a	I	V+=3.3 V, VS=2 01 1 V, VD=1 01 2 V	Room	-	-1	1	nA
	I <sub>D(off)</sub>		Full	-	-5	5	IIA
Channel On Leakage	I	$V+ = 3.3 \text{ V}, V_D = V_S = 1 \text{ V or } 2 \text{ V}$	Room	-	-1	1	
Current a	I <sub>D(on)</sub>	sequence each switch on	Full	-	-5	5	
Digital Control							
Logic High Input Voltage	V <sub>INH</sub>		Full	-	2	-	V
Logic Low Input Voltage	V <sub>INL</sub>		Full	-	-	0.4	V
Input Current a	I <sub>IN</sub>	V <sub>AX</sub> = V <sub>EN</sub> = 2.4 V or 0.4 V	Full	-	-1	1	μΑ
Dynamic Characteristics							
	t <sub>TRANS</sub>	V <sub>S1</sub> = 1.5 V, V <sub>S8</sub> = 0 V, (DG408LE) Room V <sub>S1b</sub> = 1.5 V, V <sub>S4b</sub> = 0 V, (DG409LE) see figure 2	Room	211	-	275	
Transition Time			Full	-	=	300	ns
Break-Before-Make Time	t <sub>OPEN</sub>	$V_{S(all)} = V_{DA} = 1.5 V,$	Room	209	1	-	
Dieak-Deloie-Wake Time		see figure 4	Full	-	-	-	
Enable Turn-On Time	t <sub>ON(EN)</sub>		Room	125	-	150	
Enable rum-On time		$V_{AX} = 0 \text{ V}, V_{S1} = 1.5 \text{ V} (DG408LE)$	Full	-	-	180	
Enable Turn Off Time		$V_{AX} = 0 \text{ V}, V_{S1b} = 1.5 \text{ V (DG409LE)}$ see figure 3	Room	45	-	75	
Enable Turn-Off Time	t <sub>OFF(EN)</sub>		Full	-	-	95	
Charge Injection <sup>e</sup> (DG408LE)	0	C 1 T D 0 C V 1 E V	Room	0	-	-	~C
Charge Injection <sup>e</sup> (DG409LE)	Q	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 1.5 \text{ V}$	Room	-0.4	-	-	pC
Off Isolation e, h (DG408LE)	OIDD		Room	-90	-	-	
Off Isolation e, h (DG409LE)	OIRR	( 400111 B 50.0	Room	-95	-	-	
Crosstalk e (DG408LE)	.,	$f = 100 \text{ kHz}, R_L = 50 \Omega$	Room	-95	-	-	dB
Crosstalk e (DG409LE)	$X_{TALK}$		Room	-93	-	-	
Source Off Capacitance e (DG408LE)	0	£ 4MIL- V 0V V 0V	Room	7	-	-	
Source Off Capacitance e (DG409LE)	$C_{S(off)}$	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	7	-	-	
Drain Off Capacitance e (DG408LE)	Cover	f = 1 MHz, V <sub>D</sub> = 0 V, V <sub>EN</sub> = 0 V	Room	33	-	-	nE
Drain Off Capacitance e (DG409LE)	$C_{D(off)}$	1 – 1 IVII 12, VD = 0 V, VEN = 0 V	Room	18	-	-	pF
Drain On Capacitance e (DG408LE)	C <sub>D(on)</sub>	f = 1 MHz, V <sub>D</sub> = 0 V, V <sub>EN</sub> = 2 V	Room	43	-	-	
Drain On Capacitance e (DG409LE)	OD(on)	1 - 1 WILLE, VD - 0 V, VEN - 2 V	Room	28	-	-	


- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25 °C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




R<sub>DS(on)</sub> vs. V<sub>D</sub> and Power Supply




R<sub>DS(on)</sub> vs. V<sub>D</sub> and Temperature (Dual Supply)




Input Threshold vs. V+ Supply Voltage



R<sub>DS(on)</sub> vs. V<sub>D</sub> and Power Supply




R<sub>DS(on)</sub> vs. V<sub>D</sub> and Temperature




Switching Time vs. Supply Voltage




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Leakage Current vs. Analog Voltage




Charge Injection vs. Analog Voltage (DG409LE)



Drain/Source Capacitance vs. Analog Voltage (DG408LE)



Charge Injection vs. Analog Voltage (DG408LE)



Insertion Loss, Off Isolation, and Crosstalk vs. Frequency



## **SCHEMATIC DIAGRAM** (Typical Channel)




Fig. 1

#### **TEST CIRCUITS**




Fig. 2 - Transition Time

## **TEST CIRCUITS**




Fig. 3 - Enable Switching Time




Fig. 4 - Break-Before-Make Interval



## **TEST CIRCUITS**




Fig. 5 - Charge Injection




Fig. 6 - Off Isolation




Fig. 7 - Crosstalk




Fig. 8 - Insertion Loss





Fig. 9 - Source Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg278084">www.vishay.com/ppg278084</a>.




SOIC (NARROW): 16-LEAD JEDEC Part Number: MS-012




	MILLIM	IETERS	INC	HES				
Dim	Min	Max	Min	Max				
Α	1.35	1.75	0.053	0.069				
A <sub>1</sub>	0.10	0.20	0.004	0.008				
В	0.38	0.51	0.015	0.020				
С	0.18	0.23	0.007	0.009				
D	9.80	10.00	0.385	0.393				
E	3.80	4.00	0.149	0.157				
е	1.27	BSC	0.050	BSC				
Н	5.80	6.20	0.228	0.244				
L	0.50	0.93	0.020	0.037				
0	0°	8°	0°	8°				
FCN: S-0	FCN: S-03946—Rev. F. 09-Jul-01							

ECN: S-03946—Rev. F, 09-Jul-01

DWG: 5300







Document Number: 71194 www.vishay.com 02-Jul-01



# QFN-16 Lead (3 x 3)





#### Notes

- (1) All dimensions are in millimeters.
- (2) N is the total number of terminals.
- (3) Dimension b applies to metallized terminal and is measured between 0.25 and 0.30 mm from terminal tip.
- (4) Coplanarity applies to the exposed heat sink slug as well as the terminal.
- (5) The pin #1 identifier may be either a mold or marked feature, it must be located within the zone indicated.


			VARIATION 1 VAR					VARIA	RIATION 2			
DIM.	MI	LLIMETE	RS		INCHES		М	ILLIMETE	RS		INCHES	
	MIN.	NOM	MAX.	MIN.	NOM	MAX.	MIN.	NOM	MAX.	MIN.	NOM	MAX.
А	0.80	0.90	1.00	0.031	0.035	0.039	0.80	0.90	1.00	0.031	0.035	0.039
b	0.18	0.23	0.30	0.007	0.009	0.012	0.18	0.25	0.30	0.007	0.010	0.012
D	2.90	3.00	3.10	0.114	0.118	0.122	2.90	3.00	3.10	0.114	0.118	0.122
D2	1.00	1.15	1.25	0.039	0.045	0.049	1.50	1.70	1.80	0.059	0.067	0.071
Е	2.90	3.00	3.10	0.114	0.118	0.122	2.90	3.00	3.10	0.114	0.118	0.122
E2	1.00	1.15	1.25	0.039	0.045	0.049	1.50	1.70	1.80	0.059	0.067	0.071
е		0.50 BSC			0.020 BSC	;		0.50 BSC			0.020 BSC	;
L	0.30	0.40	0.50	0.012	0.016	0.020	0.30	0.40	0.50	0.012	0.016	0.020


ECN: T16-0233-Rev. D, 09-May-16


DWG: 5899



**TSSOP: 16-LEAD** 








	DIN	MENSIONS IN MILLIMETER	RS
Symbols	Min	Nom	Max
А	-	1.10	1.20
A1	0.05	0.10	0.15
A2	-	1.00	1.05
В	0.22	0.28	0.38
С	-	0.127	-
D	4.90	5.00	5.10
E	6.10	6.40	6.70
E1	4.30	4.40	4.50
е	-	0.65	-
L	0.50	0.60	0.70
L1	0.90	1.00	1.10
у	-	-	0.10
θ1	0°	3°	6°
FCN: S-61920-Rev. D. 23-	Oct-06		

DWG: 5624

Document Number: 74417 www.vishay.com 23-Oct-06




## **RECOMMENDED MINIMUM PAD FOR TSSOP-16**



Recommended Minimum Pads Dimensions in inches (mm)



## **RECOMMENDED MINIMUM PADS FOR SO-16**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.