

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Cyclone IV GX FPGA Development Kit**

# **User Guide**



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01094-1.1







# **Contents**



Chapter 1. About This Kit	
Kit Features	
Hardware	
Software	
Quartus II Web Edition Software	
Cyclone IV GX FPGA Development Kit Installer	1–3
Chapter 2. Getting Started	
Before You Begin	
Inspect the Board	
References	2–2
Chapter 3. Software Installation	
Installing the Quartus II Web Edition Software	
Licensing Considerations	
Installing the Cyclone IV GX FPGA Development Kit	
Installing the USB-Blaster Driver	
Chapter 4. Development Board Setup	
Setting Up the Board	
Factory Default Switch Settings	
Chapter 5. Board Update Portal	
Connecting to the Board Update Portal Web Page	5–1
Using the Board Update Portal to Update User Designs	
Chapter 6. Board Test System	
Preparing the Board	
Running the Board Test System	
Using the Board Test System	
The Configure Menu	
The Config Tab	
Board Information	
MAX II Registers	
JTAG Chain	
SOPC Builder Memory Map	
The GPIO Tah	
Character LCD	
User LEDs	
Push Button Switches	
Ethernet	
The Flash Tab	
Read	
Write	
Random Test	
CFI Query	
Increment Test	
Reset	

iv Contents

Erase	6–9
Flash Memory Map	6–9
The SSRAM Tab	
Read	6–10
Write	6–11
Random Test	6–11
Incrementing Test	6–11
The DDR2 Tab	6–11
Port	6–12
Start	6–12
Stop	6–12
Performance Indicators	6–12
Error Control	6–12
Number of Addresses to Write and Read	6–12
Data Type	6–12
Read and Write Control	
The HSMC Tab	6–13
Channel	6–14
Start	6–14
Stop	6–14
PMA Setting	6–14
Data Pattern	6–14
Error Control	6–15
Status	6–15
The Power Monitor	6–15
General Information	6–16
Power Information	6–17
Power Graph	
Graph Settings	
Reset	
Calculating Power	
The Clock Control	6–18
Serial Port Registers	
fXTAL	
Target Frequency	
Reset Si570	
Set New Frequency	6–19
Configuring the FPGA Using the Quartus II Programmer	6–19
Appendix A. Programming the Flash Memory Device	
CFI Flash Memory Map	A–1
Preparing Design Files for Flash Programming	A–2
Creating Flash Files Using the Nios II EDS	A-2
Programming Flash Memory Using the Board Update Portal	
Programming Flash Memory Using the Nios II EDS	
Restoring the Flash Device to the Factory Settings	A–4
Restoring the MAX II CPLD to the Factory Settings	
Additional Information	
Document Revision History	Info-1
How to Contact Altera	
Typographic Conventions	



The Altera® Cyclone® IV GX FPGA Development Kit is a complete design environment that includes both the hardware and software you need to develop Cyclone IV GX FPGA designs. The PCI-SIG-compliant board, high-speed mezzanine card (HSMC), and the license-free Quartus® II Web Edition software provide everything you need to begin developing custom Cyclone IV GX FPGA designs. The following list describes what you can accomplish with the kit:

- Test signal quality of the FPGA transceiver I/Os (up to 3.125 Gbps)
- Develop embedded designs utilizing the Nios<sup>®</sup> II processor and the SSRAM memory
- Take advantage of the modular and scalable design by using the high-speed mezzanine card (HSMC) connectors to interface to over 30 different HSMCs provided by Altera partners, supporting protocols such as Serial RapidIO<sup>®</sup>, 10 Gigabit Ethernet, SONET, Common Public Radio Interface (CPRI), Open Base Station Architecture Initiative (OBSAI) and others
- Develop FPGAs design for cost-sensitive applications and volume production
- Measure the FPGA's low power consumption

#### **Kit Features**

This section briefly describes the Cyclone IV GX FPGA Development Kit contents.

#### **Hardware**

The Cyclone IV GX FPGA Development Kit includes the following hardware:

- Cyclone IV GX FPGA development board—A development platform that allows you to develop and prototype hardware designs running on the Cyclone IV GX EP4CGX150DF31 FPGA.
  - For detailed information about the board components and interfaces, refer to the *Cyclone IV GX FPGA Development Board Reference Manual*.
- HSMC loopback board—A daughtercard that allows for loopback testing all signals on the HSMC interface using the Board Test System.
- HSMC debug breakout board—A daughtercard that routes 40 CMOS signals to a 0.1" header and adds 20 LEDs to the remaining 40 CMOS signals.
- Power supply and cables—The kit includes the following items:
  - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
  - USB cable
  - Ethernet cable

1–2 Chapter 1: About This Kit
Kit Features

#### **Software**

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

#### **Quartus II Web Edition Software**

The Quartus II Web Edition Software is a license-free set of Altera tools with limited functionality.

Download the Quartus II Web Edition Software from the Quartus II Web Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.

The Quartus II Web Edition Software includes the following items:

- Quartus II Software—The Quartus II software, including the SOPC Builder system development tool, provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
  - To compare the Quartus II subscription and web editions, refer to *Altera Quartus II Software Subscription Edition vs. Web Edition*. The kit also works in conjunction with the subscription edition.
- MegaCore® IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
  - Simulate behavior of a MegaCore function within your system.
  - Verify functionality of your design, and quickly and easily evaluate its size and speed.
  - Generate time-limited device programming files for designs that include MegaCore functions.
  - Program a device and verify your design in hardware.
  - The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.
  - For more information about OpenCore Plus, refer to AN 320: OpenCore Plus Evaluation of Megafunctions.
- Nios<sup>®</sup> II Embedded Design Suite (EDS)—A full-featured set of tools that allow you to develop embedded software for the Nios II processor which you can include in your Altera FPGA designs.

#### **Cyclone IV GX FPGA Development Kit Installer**

The license-free Cyclone IV GX FPGA Development Kit installer includes all the documentation and design examples for the kit.

Download the Cyclone IV GX FPGA Development Kit installer from the Cyclone IV GX FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.

1–4 Chapter 1: About This Kit
Kit Features



The remaining chapters in this user guide lead you through the following Cyclone IV GX FPGA development board with the HSMC daughtercard setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the FPGA development board
- Configuring the Cyclone IV GX FPGA
- Running the Board Test System designs
- For complete information about the FPGA development board, refer to the *Cyclone IV GX FPGA Development Board Reference Manual*.

## **Before You Begin**

Before using the kit or installing the software, check the kit contents and inspect the board to verify that you received all of the items listed in "Kit Features" on page 1–1. If any of the items are missing, contact Altera before you proceed.

### **Inspect the Board**


To inspect the board, perform the following steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components are on the board and appear intact.



For more information about power consumption and thermal modeling, refer to *AN 358: Thermal Management for FPGAs*.

2–2 Chapter 2: Getting Started
References

### **References**

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the Cyclone IV GX FPGA Development Kit page.
- For additional daughter cards available for purchase, refer to the Development Board Daughtercards page.
- For the Cyclone IV GX device documentation, refer to the Literature: Cyclone IV Devices page.
- To purchase devices from the eStore, refer to the Devices page.
- For Cyclone IV GX OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.

### 3. Software Installation



This chapter explains how to install the following software:

- Quartus II Web Edition Software
- Cyclone IV GX FPGA Development Kit
- USB-Blaster<sup>TM</sup> driver

## **Installing the Quartus II Web Edition Software**

The Quartus II Web Edition Software provides the necessary tools used for developing hardware and software for Altera FPGAs. Included in the Quartus II Web Edition Software are the Quartus II software, the Nios II EDS, and the MegaCore IP Library. The Quartus II software (including SOPC Builder) and the Nios II EDS are the primary FPGA development tools used to create the reference designs in this kit. To install the Altera development tools, perform the following steps:

- 1. Run the Quartus II Web Edition Software installer you acquired in "Software" on page 1–2.
- 2. Follow the on-screen instructions to complete the installation process.
- If you have difficulty installing the Quartus II software, refer to *Altera Software Installation and Licensing*.

### **Licensing Considerations**

The Quartus II Web Edition Software is license-free and supports Cyclone IV GX devices without any additional licensing requirement. This kit also works in conjunction with the Quartus II Subscription Edition Software, once you obtain the proper license file. To purchase a subscription, contact your Altera sales representative.

### Installing the Cyclone IV GX FPGA Development Kit

To install the Cyclone IV GX FPGA Development Kit, perform the following steps:

- 1. Run the Cyclone IV GX FPGA Development Kit installer you acquired in "Software" on page 1–2.
- 2. Follow the on-screen instructions to complete the installation process. Be sure that the installation directory you choose is in the same relative location to your Quartus II software as the default locations.

The installation program creates the Cyclone IV GX FPGA Development Kit directory structure shown in Figure 3–1.

Figure 3–1. Cyclone IV GX FPGA Development Kit Installed Directory Structure




Table 3–1 lists the file directory names and a description of their contents.

Table 3-1. Installed Directory Contents

Directory Name	Description of Contents	
board_design_files  Contains schematic, layout, assembly, and bill of material board design files. Use these files starting point for a new prototype board design.		
demos	Contains demonstration applications.	
documents	Contains the kit documentation.	
examples	Contains the sample design files for the Cyclone IV GX FPGA Development Kit.	
factory_recovery	Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.	

## **Installing the USB-Blaster Driver**

The Cyclone IV GX FPGA development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the USB-Blaster driver on the host computer.



Installation instructions for the USB-Blaster driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.



# 4. Development Board Setup

The instructions in this chapter explain how to set up the Cyclone IV GX FPGA development board.

## **Setting Up the Board**

To prepare and apply power to the board, perform the following steps:

- 1. The Cyclone IV GX FPGA development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch Settings" on page 4–2 to return the board to its factory settings before proceeding.
- 2. The FPGA development board ships with design examples stored in the flash memory device. Verify the USER\_FACTORY switch (SW1.1) is set to the off position to load the design stored in the factory portion of flash memory. Table 4–1 shows the switch locations on the Cyclone IV GX FPGA development board.
- 3. Connect the DC adapter (16 V, 60 W) to the DC power jack (J5) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage.

4. Set the POWER switch (SW3) to the on position. When power is supplied to the board, a blue LED (D11) illuminates indicating that the board has power.

The MAX II device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The USER\_FACTORY switch (SW1.1) controls which design to load. When the switch is in the off position, the PFL loads the design from the factory portion of flash memory. When the switch is in the on position, the PFL loads the design from the user hardware portion of flash memory.



The kit includes a MAX II design which contains the MAX II PFL megafunction. The design resides in the

<install dir>\kits\cycloneIVGX\_4cgx150\_fpga\examples\max2 directory.

When configuration is complete, the CONF DN LED illuminates, signaling that the Cyclone IV GX device configured successfully.




For more information about the PFL megafunction, refer to AN 386: Using the Parallel Flash Loader with the Quartus II Software.

# **Factory Default Switch Settings**

This section shows the factory switch settings for the Cyclone IV GX FPGA development board. Figure 4–1 shows the switch locations and the default position of each switch on the top side of the board.

Figure 4-1. Switch Locations and Default Settings



To restore the switches to their factory default settings, perform these steps:

1. Set DIP switch bank (SW1) to match Table 4–1 and Figure 4–1.

Table 4-1. SW1 Dip Switch Settings (Part 1 of 2)

Switch	Board Label	Function			
		Switch 1 has the following options:			
1 USER_FACTORY		■ When on (0), the user file is loaded from flash at power-up	Off		
		■ When off (1), the factory file is loaded from flash at power-up			
		Switch 2 has the following options:			
2 CLK125_EN		■ When on (0), the 125 MHz Oscillator is disabled	Off		
		■ When off (1), the 125 MHz Oscillator is enabled			

Table 4-1. SW1 Dip Switch Settings (Part 2 of 2)

Switch	Board Label	Function	Default Position
		Switch 3 has the following options:	
3	CLKA_EN	■ When on (0), the 100 MHz Programmable Oscillator is disabled	Off
		■ When off (1), the 100 MHz Programmable Oscillator is enabled	
		Switch 4 has the following options:	
4	CLKA_SEL	■ When on (0), the OSC source is driven to the FPGA	On
		■ When off (1), the SMA input source is driven to the FPGA	

2. Set DIP switch bank (SW4) to match Table 4–2 and Figure 4–1.

Table 4–2. SW4 Dip Switch Settings

Switch	Board Label	Function			
		Switch 1 has the following options:			
1	PCIE_PRSNT2n_x1	■ When on, 0=x1 Presence Detect Enabled	On		
		■ When off, 1=x1 Presence Detect Disabled			
		Switch 2 has the following options:			
2	PCIE_PRSNT2n_x4	■ When on, 0=x4 Presence Detect Enabled	On		
		■ When off, 1=x4 Presence Detect Disabled			
3	_				
		Switch 4 has the following options:			
4	USB_DISABLEn	■ When on, 0=Embedded Blaster Disabled	Off		
		■ When off, 1=Embedded Blaster Enabled			

3. Set DIP switch bank (SW5) to match Table 4–3 and Figure 4–1.

Table 4-3. SW5 Dip Switch Settings (JTAG)

Switch	Board Label	Default Position	
		Switch 1 has the following options:	
1	EPM2210_JTAG_EN	■ When on (0), the MAX II device is included in the JTAG chain.	On
		■ When off (1), the MAX II device is not included in the JTAG chain.	
		Switch 2 has the following options:	
2 HSMA_JTAG_EN	■ When on (0), HSMA is included in the JTAG chain.	Off	
	■ When off (1), HSMA is not included in the JTAG chain.		
		Switch 3 has the following options:	
3	HSMB_JTAG_EN	■ When on (0), HSMB is included in the JTAG chain.	Off
	■ When off (1), HSMB is not included in the JTAG chain.		
		Switch 4 has the following options:	
4 PCIE_JTAG_EN	PCIE_JTAG_EN	■ When on (0), PCI Express is included in the JTAG chain.	Off
		■ When off (1), PCI Express is not included in the JTAG chain.	



For more information about the FPGA board settings, refer to the *Cyclone IV GX FPGA Development Board Reference Manual*.

# 5. Board Update Portal



The Cyclone IV GX FPGA Development Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the USER\_FACTORY switch (SW1.1) in the off position, the Cyclone IV GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware portion of flash memory, and provides links to useful information on the Altera website, including kit-specific links and design resources.



After successfully updating the user hardware flash memory, you can load the user design from flash memory into the FPGA. To do so, set the USER\_FACTORY switch (SW1.1) to the on position and power cycle the board.

The source code for the Board Update Portal design resides in the <install dir>\kits\cycloneIVGX\_4cgx150\_fpga\examples directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to "Restoring the Flash Device to the Factory Settings" on page A–4 to restore the board with its original factory contents.

# **Connecting to the Board Update Portal Web Page**

This section provides instructions to connect to the Board Update Portal web page.



Before you proceed, ensure that you have the following:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform the following steps:

- 1. With the board powered down, set the USER\_FACTORY switch (SW1.1) to the off position.
- 2. Attach the Ethernet cable from the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router, and obtains an IP address. The LCD on the board displays the IP address.
- 4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.

5. Click Cyclone IV GX FPGA Development Kit on the Board Update Portal web page to access the kit's home page. Visit this page occasionally for documentation updates and additional new designs.



You can also navigate directly to the Cyclone IV GX FPGA Development Kit page of the Altera website to determine if you have the latest kit software.

## **Using the Board Update Portal to Update User Designs**

The Board Update Portal allows you to write new designs to the user hardware portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format.



Design files available from the Cyclone IV GX FPGA Development Kit page of the Altera website include **.flash** files. You can also create **.flash** files from your own custom design. Refer to "Preparing Design Files for Flash Programming" on page A–2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform the following steps:

- 1. Perform the steps in "Connecting to the Board Update Portal Web Page" to access the Board Update Portal web page.
- 2. In the Hardware File Name field, specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the Software File Name field, otherwise leave the Software File Name field blank.
- 3. Click **Upload**. The progress bar indicates the percent complete.
- 4. To configure the FPGA with the new design after the flash memory upload process is complete, set the USER\_FACTORY switch (SW1.1) to the on position and power cycle the board, or press the PGM\_SEL button (S2) until the user LED is on, and then press the PGM\_LOAD button.
- 5. As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in "Restoring the Flash Device to the Factory Settings" on page A–4.

# 6. Board Test System



The kit includes a design example and application called the Board Test System to test the functionality of the Cyclone IV GX FPGA development board. The application provides an easy-to-use interface to alter functional settings and observe the results. You can use the application to test board components, modify functional parameters, observe performance, and measure power usage. The application is also useful as a reference for designing systems. To install the application, follow the steps in "Installing the Cyclone IV GX FPGA Development Kit" on page 3–1.

The application provides access to the following Cyclone IV GX FPGA development board features:


- General purpose I/O (GPIO)
- SRAM
- Flash memory
- DDR2
- Two HSMC connectors
- Character LCD
- Ethernet
- Programmable oscillator
- Transceivers
- PCIe

The application allows you to exercise most of the board components. While using the application, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.

6–2 Chapter 6: Board Test System

A GUI runs on the PC that communicates over the JTAG bus to a test design running in the Cyclone IV GX device. Figure 6–1 shows the initial GUI for a board that is in the factory configuration.

Figure 6-1. Board Test System Graphical User Interface



Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears that allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power information for the board. Because the application communicates over the JTAG bus to the MAX II device, you can measure the power of any design in the FPGA, including your own designs.



The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

## **Preparing the Board**

With the power to the board off, perform the following steps:

- 1. Connect the USB cable to the board.
- 2. Verify the settings for the board settings DIP switch banks match "Factory Default Switch Settings" on page 4–2.
- 3. Set the USER\_FACTORY switch (SW1.1) to the on position.
- 4. Turn the power to the board on. The board loads the design stored in the user hardware portion of flash memory into the FPGA.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

# **Running the Board Test System**

To run the application, navigate to the <install directs\cycloneIVGX\_4cgx150\_fpga\examples\board\_test\_system directory</pre> and run the **BoardTestSystem.exe** application.



On Windows, click Start > All Programs > Altera > Cyclone IV GX FPGA **Development Kit** <*version>* > **Board Test System** to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Cyclone IV GX FPGA development board's flash memory ships preconfigured with the design that corresponds to the appropriate tabs.



If you power up your board with the USER FACTORY switch (SW1.1) in the off position, or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design. Refer to "The Configure Menu" for information about configuring your board.


### **Using the Board Test System**

This section describes each control in the Board Test System application.

### **The Configure Menu**

Each test design tests different functionality and corresponds to one or more application tabs. Use the Configure menu to select the design you want to use. Figure 6–2 shows the Configure menu.

Figure 6-2. The Configure Menu



To configure the FPGA with a test system design, perform the following steps:

- 1. On the Configure menu, click the configure command that corresponds to the functionality you wish to test.
- 2. When configuration finishes, the design begins running in the FPGA. The corresponding GUI application tabs that interface with the design enable.

## **The Config Tab**

The **Config** tab shows information about the board's current configuration. Figure 6–1 on page 6–2 shows the **Config** tab. The tab displays the contents of the MAX II registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **Config** tab.

#### **Board Information**

The **Board information** controls display static information about your board.

- Name—Indicates the official name of the board, given by the Board Test System.
- **Part number**—Indicates the part number of the board.
- Serial number—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System used to test this board originally.
- Factory test date—Indicates the date this board was test originally.

- MAX II ver—Indicates the version of MAX II code currently running on the board. The MAX II code resides in the <install dir>\kits\cycloneIVGX\_4cgx150\_fpga\examples\max2 directory. Newer revisions of this code might be available on the Cyclone IV GX FPGA Development Kit page of the Altera website.
- MAC—Indicates the MAC address of the board's Ethernet port.

#### **MAX II Registers**

This control allows you to view and change the current MAX II register values as described in Table 6–1. Changes to the register values with the GUI take effect immediately. For example, writing a 0 to SRST resets the board.

Table 6-1. MAX II Registers

Register Name	Read/Write Capability	Description
System Reset (SRST)	Write only	Set to 0 to initiate an FPGA reconfiguration.
Page Select Register (PSR)	Read / Write	Determines which of the pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured.
Page Select Override (PSO)	Read / Write	When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration.
Page Select Switch (PSS)		Holds the current value of the flash page selected by pressing PGM_SEL pushbutton with status being displayed by the following LEDs:
	Read only	■ EPCS LED = D19 illuminated.
		■ USER LED = D20 illuminated. This is "User hardware 1" as shown on the flash memory map.
		■ FACTORY LED = D21 illuminated (default).

- **PSO**—Sets the MAX II PSO register. The following options are available:
  - **Use PSR**—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
  - **Use PSS**—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.
- **PSR**—Sets the MAX II PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to Table 6–1 for more information.
- **PSS**—Displays the MAX II PSS register value. Refer to Table 6–1 for the list of available options.
- SRST—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX II register values. Refer to Table 6–1 for more information.



Because the **Config** tab requires that a specific design is running in the FPGA, writing a 0 to SRST or changing the PSO value can cause the Board Test System to stop running.

#### **JTAG Chain**

The **JTAG** chain control shows all the devices currently in the JTAG chain. The Cyclone IV GX device is always the first device in the chain.



Setting DIP switch SW5.1 to the on position includes the MAX II device in the JTAG chain.


#### **SOPC Builder Memory Map**

This control shows the memory map of the FPGA design's SOPC Builder system.

#### The GPIO Tab

The **GPIO** tab allows you to interact with all the general purpose user I/O components on your board. You can write to the LCD, turn LEDs on or off, and detect push button presses. Figure 6–3 shows the **GPIO** tab.

Figure 6-3. The GPIO Tab



The following sections describe the controls on the **GPIO** tab.

#### **Character LCD**

Allows you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Display**.



If you exceed the 16 character display limit on either line, a warning message appears.

#### **User LEDs**

The User LEDs control displays the current state of the user LEDs. Click the LED buttons to turn the board LEDs on and off.

#### **Push Button Switches**

The read-only **Push button switches** control displays the current state of the board user push buttons. Press a push button on the board to see the graphical display change accordingly.

#### **Ethernet**

Click Start Simple Socket Server to run the simple\_socket\_server.elf program that was downloaded into FPGA during configuration.