

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Arria V SoC Development Kit

User Guide



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01147-1.2



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Contents



Chapter 1. About This Kit	
Kit Features	1–1
Before You Begin	1–1
Inspect the Boards	1–1
References	1–2
Chapter 2. Software Installation	
About the Quartus II Software	2–1
Installing the Quartus II Subscription Edition Software	
Activating Your License	
Installing the Altera SoC Embedded Development Suite (EDS)	
Installing the Development Kit	
Installing the USB-Blaster II Driver	
Chapter 3. Board Setup and Defaults	
Setting Up the Board	3–1
Factory Default Switch and Jumper Settings	
Restoring the MAX V CPLD to the Factory Settings	
Restoring the CFI Flash Device to the Factory Defaults	
Chapter 4. Board Update Portal	
Connecting to the Board Update Portal Web Page	1 1
Connecting to the board opdate Fortal web Fage	4-1
Chapter 5. Board Test System	
Preparing the Board for the Board Test System	5–2
Running the Board Test System	
Using the Board Test System	5–3
The Configure Menu	5–3
The System Info Tab	
Board Information	5–4
JTAG Chain	
The GPIO Tab	
Character LCD	
User DIP Switch	
User LEDs	
Push Button Switches	
The I2C Tab	
EEPROM	
RTC	
The DDR3 A and DDR3 B Tabs	
Start	
Stop	
Performance Indicators	
Error Control	
Number of Addresses to Write and Read	
The XCVR Tab	
SFP A, SFP B, SMA	
The EMC A Tab	E 10

iv Contents

XCVR 10G and CMOS	5–12
The FMC B Tab	5–14
FMC 10G, FMC 6G, CMOS	5–14
The Power Monitor	
U46, U60, U50	5–16
Controls	5–17
The Clock Control	5–17
Serial Port Registers	5–18
fXTAL	5–18
Target Frequency	5–18
Default	5–19
Set New Frequency	5–19
Configuring the FPGA Using the Quartus II Programmer	5–19
Before Configuring	
Configuring the FPGA	
Appendix A. Programming Flash Memory	
CFI Flash Memory	A-1
CFI Flash Memory Map	A-1
Programming CFI Flash Using the Quartus II Programmer	A-1
Converting .sof to .pof	A–3
Quad SPI Flash Memory	A–4
Programming Quad SPI Flash using the Quartus II Program	nmer A–4
SD Card Memory	
The SD Card Default HPS Boot Source	A–4
Additional Information	
Document Revision History	Il. 1
How to Contact Altera	
Typographic Conventions	
EVDOVIADIUC CONVENHOUS	Into-1



The Altera® Arria® V system on a chip (SoC) Development Kit is a complete design environment that includes both the hardware and software you need to develop Arria V SoC designs.

Kit Features

This section briefly describes the kit contents.

For a complete list of this kit's contents and capabilities, refer to the Arria V SoC Development Kit page.

The Arria V SoC Development Kit includes the following hardware:

- Arria V development board—A development platform that allows you to develop and prototype hardware designs running on the Arria V SoC.
 - For detailed information about the board components and interfaces, refer to the *Arria V SoC Development Board Reference Manual*.
- MicroSD flash memory card.
- Loopback FPGA mezzanine card (FMC) daughter card.
- Power supply and cables—The kit includes the following items:
 - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom.
 - One micro USB and two mini USB cables.
 - Ethernet cable.

Before You Begin

Before using the kit or installing the software, check the kit contents and inspect the boards to verify that you received all of the items listed in *Quick Start Guide* printout in the box. If any of the items are missing, contact Altera before you proceed.

Inspect the Boards

To inspect each board, perform these steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components on the boards appear in place and intact.

1-2 **Chapter 1: About This Kit** Before You Begin



In smaller applications with the Arria V development board, a heat sink is not necessary. However, under extreme conditions (or for engineering sample silicon), the board might require additional cooling to stay within operating temperature guidelines. The board has two holes near the FPGA that accommodate many different heat sinks, including the Dynatron V31G. You can perform power consumption and thermal modeling to determine whether your application requires additional cooling. For information about measuring board and FPGA power in real time, refer to "The Power Monitor" on page 5–16.

For more information about power consumption and thermal modeling, refer to AN 358: Thermal Management for FPGAs.

References

Use the following links in Table 1–1 to check the Altera website for other related information:

Table 1-1. Related Links and Documents

Altera Website Link	Information
Arria V SoC Development Kit page	Latest board design files and reference designs.
RocketBoards.org	Open-source community website supporting SoC development including Altera and Partner SoC development kit targets and related designs and documentation.
ARM Cortex-A (SoC)	On the dual-core ARM Cortex-A9 MPCore processor.
Getting Started for Software Developers	Developing software for the Arria V SoC.
SoC Development Kit Hardware Developer Resource Center	Developing SoC Hardware designs on the development kit.
Altera SoC Embedded Design Suite User Guide	Includes information on the Installing the SoC EDS and ARM DS-5. Preloader user guide. Hard Processor System (HPS) Flash programmer. Bare Metal and Linux Compiler. Yocto plugin. Debugging.
GSRD User Manual page on RocketBoards.org	The Golden System Reference Design (GSRD) demonstrates the HPS ability to communicate between HPS to the FPGA logic via the AXI Bridge interfaces.
ARM Development Studio 5 (DS-5) Altera Edition Toolkit	As a part of the Altera SoC EDS, the ARM DS-5 Altera Edition Toolkit provides a comprehensive set of embedded development tools for Altera SoCs.
Arria V SoC Development Board Reference Manual	Complete information about the development board.
Development Board Daughtercards	Additional daughter cards available for purchase.
Documentation: Arria V Devices	Arria V device documentation.
Devices	Purchase devices from the eStore.
Capture CIS Symbols	Arria V OrCAD symbols.
Embedded Processing	Nios II 32-bit embedded processor solutions.

2. Software Installation



This chapter explains how to install the following software:

- Quartus II Subscription Edition Software (optional)
- Altera SoC Embedded Development Suite (EDS)
- Arria V SoC Development Kit software
- On-Board USB-BlasterTM II driver



If you do not need to develop FPGA designs, you do not need to download the Quartus II software. For example, when you only want to write software for the SoC HPS. Installing the SoC EDS software, along with USB-II Blaster drivers, provides a development kit JTAG programming environment.

About the Quartus II Software

Your kit includes a license for the Development Kit Edition (DKE) of the Quartus II software (Windows platform only). For one year, this license entitles you to most of the features of the Subscription Edition (excluding the IP Base Suite).



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web edition or purchase a subscription to Quartus II software. For more information, refer to the Design Software page of the Altera website.


The Quartus II Development Kit Edition (DKE) software includes the following items:

- Quartus II Software—The Quartus II software, including the Qsys system integration tool, provides a comprehensive environment for network on a chip (NoC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
- MegaCore® IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
 - Simulate behavior of a MegaCore function within your system.
 - Verify functionality of your design, and quickly and easily evaluate its size and speed.
 - Generate time-limited device programming files for designs that include MegaCore functions.
 - Program a device and verify your design in hardware.



The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.





Installing the Quartus II Subscription Edition Software

Included in the Quartus II Subscription Edition Software are the Quartus II software (including Qsys), the Nios II EDS, and the MegaCore IP Library. To install the Altera development tools, perform the following steps:

- Download the Quartus II Subscription Edition Software from the Quartus II Subscription Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.
- 2. Follow the on-screen instructions to complete the installation process.
- If you have difficulty installing the Quartus II software, refer to the *Altera Software Installation and Licensing Manual*.

Activating Your License

Purchasing this kit entitles you to a one-year license for the Development Kit Edition (DKE) of the Quartus II software.



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web Edition or purchase a subscription to Quartus II software.

Before using the Quartus II software, you must activate your license, identify specific users and computers, and obtain and install a license file.

If you already have a licensed version of the subscription edition, you can use that license file with this kit. If not, follow these steps:

- 1. Log on at the myAltera Account Sign In web page, and click **Sign In**.
- 2. On the myAltera Home web page, click the *Self-Service Licensing Center* link.
- 3. Locate the serial number printed on the side of the development kit box below the bottom bar code.
 - The number consists of alphanumeric characters and does not contain hyphens: for example, 5xxxSoCxxxxxxx.
- 4. On the Self-Service Licensing Center web page, click the *Find it with your License Activation Code* link.
- 5. In the **Find/Activate Products** dialog box, enter your development kit serial number and click **Search**.
- 6. When your product appears, turn on the check box next to the product name.

- 7. Click **Activate Selected Products**, and click **Close**.
- 8. When licensing is complete, Altera emails a **license.dat** file to you. Store the file on your computer and use the **License Setup** page of the **Options** dialog box in the Quartus II software to enable the software.

To license the Quartus II software, you need your computer's network interface card (NIC) ID, a number that uniquely identifies your computer. On the computer you use to run the Quartus II software, type <code>ipconfig/all</code> at a command prompt to determine the NIC ID. Your NIC ID is the 12-digit hexadecimal number on the <code>Physical Address</code> line.

For complete licensing details, refer to the *Altera Software Installation and Licensing Manual*.

Installing the Altera SoC Embedded Development Suite (EDS)

The Altera SoC EDS is a comprehensive tool suite for embedded software development on Altera SoC devices. It contains development tools, utility programs, run-time software, and application examples to expedite firmware and application software of SoC embedded systems.

As a part of the Altera SoC EDS, the ARM DS-5 Altera Edition Toolkit provides a comprehensive set of embedded development tools for Altera SoCs.

- For more information, refer to the ARM Development Studio 5 (DS-5) Altera Edition Toolkit.
- For the steps to install the SoC EDS Tool Suite, refer to the Altera SoC Embedded Design Suite User Guide.


Installing the Development Kit

Perform these steps:

- Download the Arria V SoC Development Kit installer from the Arria V SoC
 Development Kit page of the Altera website. Alternatively, you can request a
 development kit DVD from the Altera Kit Installations DVD Request Form page of
 the Altera website.
- 2. Start the Arria V SoC Development Kit installer .exe for Windows, or unzip the installation image for Linux.
- 3. Choose an installation directory that is relative to the Quartus II software installation directory. Follow the on-screen instructions to complete the installation process.
- 4. For the latest issues and release notes, Altera recommends that you review the **readme.txt** located in the root directory of the kit installation.

The installation program creates the Arria V SoC Development Kit directory structure shown in Figure 2–1.

Figure 2–1. Arria V SoC Development Kit Installed Directory Structure (1)



Note to Figure 2-1:

(1) Early-release versions might have slightly different directory names.


Table 2–1 lists the file directory names and a description of their contents.

Table 2-1. Installed Directory Contents

Directory Name	Description of Contents		
board_design_files Contains schematic, layout, assembly, and bill of material board design files. Use these files starting point for a new prototype board design.			
demos	Contains demonstration applications.		
documents	Contains the kit documentation.		
examples	Contains the sample design files for the Arria V SoC Development Kit.		
factory_recovery	Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.		

Installing the USB-Blaster II Driver

The Arria V development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the On-Board USB-Blaster II driver on the host computer.



For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.

3. Board Setup and Defaults



This chapter explains how to set up the Arria V SoC development board and restore defaults.

Setting Up the Board

To prepare the board, perform these steps:

1. The development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch and Jumper Settings" on page 3–1 to return the board to its factory settings before proceeding.

The development board ships with the Golden System Reference Design binaries stored in the microSD card.

The microSD card also includes the following:

- Hardware reference design FPGA image, Raw Binary File (.rbf) file
- HPS image preloader U-Boot and Linux images
- File system and software examples
- 2. Power up the development board by using the included laptop power supply plugged into the board.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage, and a lower-rated power supply may not be able to provide enough power for the board.

Alternatively, you can use the an ATX power from a PC by plugging a 4-pin output from that supply to J33 on the development board.



Make sure that the ATX supply is off when connecting to the board. Hotswap is not supported and may damage the board's power supplies and other downstream devices.

When configuration is complete, the Config Done LED (D38) illuminates, signaling that the Arria V device configured successfully.


Factory Default Switch and Jumper Settings

This section shows the factory settings (Figure 3–1) for the Arria V SoC development board. These settings ensure that the Board Update Portal and Golden System Reference design function properly.



The SD card, Max V system controller, and CFI flash are already programmed with the factory default files. For more information, refer to Appendix A, Programming Flash Memory.

Figure 3–1. Switch Locations and Default Settings



To restore the switches to their factory default settings, perform these steps:

1. Set the DIP switch bank (SW2) to match Table 3–1 and Figure 3–1. In the following table, *ON* indicates the switch is to the left according to the board orientation as shown in Figure 3–1.

Table 3-1. SW2 DIP Switch Settings

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	CLK125A	ON (0) = On-board oscillator is disabled.	OFF
		OFF (1) = On-board oscillator is enabled.	
		Switch 2 has the following options:	
2	Si570	ON (0) = On-board programmable oscillator is enabled.	ON
		OFF (1) = On-board programmable oscillator is disabled.	
		Switch 3 has the following options:	
3	FACT LOAD	ON (0) = Load the user design from flash at power up.	OFF
		OFF (1) = Load the user factory from flash at power up.	
		Switch 4 has the following options:	
4	Security	ON (0) = On-Board USB Blaster II sends FACTORY command at power up	OFF
		 OFF (1) = On-Board USB Blaster II does not send FACTORY command at power up 	

2. Set the DIP switch bank (SW3) to match Table 3–2 and Figure 3–1.

In the following table, *up* and *down* indicates the position of the switch with the board orientation as shown in Figure 3–1.

Important: The default MSEL pin settings are set to all zeroes (ON) to select the fast passive parallel x16 mode. For power-up configuration from MAX V and CFI flash, ensure that the MAX V design uses this same mode as does in the design in the *<install dir>\kits\arriaVST_5astfd5kf40es_soc\examples\max5* directory.

Table 3-2. SW3 DIP Switch Settings (Part 1 of 2)

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	MSEL0	■ ON (up) = MSEL0 is 0.	ON
		OFF (down) = MSEL0 is 1.	
		Switch 2 has the following options:	
2	MSEL1	■ ON (up) = MSEL1 is 0.	ON
		OFF (down) = MSEL1 is 1.	

Table 3–2. SW3 DIP Switch Settings (Part 2 of 2)

Switch	Board Label	Function	Default Position
		Switch 3 has the following options:	
3	MSEL2	■ ON (up) = MSEL2 is 0.	ON
		OFF (down) = MSEL2 is 1.	
		Switch 4 has the following options:	
4	MSEL3	■ ON (up) = MSEL3 is 0.	ON
		OFF (down) = MSEL3 is 1.	
		Switch 5 has the following options:	
5	MSEL4	■ ON (up) = MSEL4 is 0.	ON
		■ OFF (down) = MSEL4 is 1.	

3. Set the DIP switch bank (SW4) to match Table 3–3 and Figure 3–1.

In the following table, *up* and *down* indicates the position of the switch with the board orientation as shown in Figure 3–1.

Table 3–3. SW4 JTAG DIP Switch Settings

Switch	Board Label	Function	Default Position
1	HPS	■ ON (up) = Do not Include HPS in the JTAG chain.	OFF
'	111 3	■ OFF (down) = Include HPS in the JTAG chain	OH
2	FPGA	ON (up) = Do not Include the FPGA in the JTAG chain.	OFF
		OFF (down) = Include the FPGA in the JTAG chain.	
3	FMCA	ON (up) = Do not include the FMCA connector in the JTAG chain.	ON
	TWOA	OFF (down) = Include the FMCA connector in the JTAG chain.	ON
4	MAX	ON (up) = Do not include the MAX V system controller in the JTAG chain.	OFF
4	IVIAA	 OFF (down) = Include the MAX V system controller in the JTAG chain. 	UFF

4. Set the following jumper blocks to match Table 3–4 and Figure 3–1.

Table 3–4. Default Jumper Settings

Board Reference	Board Label	Description	Default Position
J3	FMCB	SHORT: FMCB is not in the JTAG chain	SHORT
	TWOD	OPEN: FMCB is in the JTAG chain	OHOTT
		Variable voltage:	
		9-10: 1.2 V	
J6	FMC	■ 7-8: 1.5 V	3-4: 2.5 V
		■ 5-6: 1.8 V	
		■ 3-4: 2.5 V	
		1-2: not valid	
J7	LMK OSC SEL	SHORT: Select to use SMA	OPFN
		OPEN: Select to use on-board VCXO	J. 2.1
		SHORT: Controls the HPS from On-Board USB Blaster II JTAG master.	
J19	JTAG HPS SEL	OPEN: Controls the HPS from MICTOR-based JTAG master, such as DSTREAM or Lauterbach programming cables. Also, sets SW4.1 to ON to remove the On-Board USB Blaster II from driving the HPS JTAG input port in this mode.	SHORT
J21	JTAG SEL	 SHORT: The USB Blaster II is the source of the JTAG chain. OPEN: The Mictor is the source of the JTAG 	SHORT
	chain.	chain.	
J28	JTAG MIC SEL	SHORT: JTAG TRST input to HPS driven from the JTAG chain.	OPEN
320	JIAG WIG SEE	 OPEN: JTAG TRST input to HPS driven from the MICTOR. 	UPEN
J37	CLKSEL0	Selects the HPS clock settings.(1)	SHORT pins 2-3
J38	CLKSEL1	Selects the HPS clock settings.(1)	SHORT pins 2-3
J39	BOOTSEL0	Selects the boot mode and source for the HPS.(1)	SHORT pins 1-2
J40	BOOTSEL1	Selects the boot mode and source for the HPS.(1)	SHORT pins 2-3
J41	BOOTSEL2	Selects the boot mode and source for the HPS.(1)	SHORT pins 1-2

Board Reference	Board Label	Description	Default Position
J45, J46	OSC2_CLK_SEL	 00 (SHORT, SHORT): Selects the on-board 25MHz clock 01 (SHORT, OPEN): Selects SMA 10 (OPEN, SHORT): Selects the on-board 33MHz clock 11 (OPEN, OPEN): none 	SHORT, SHORT

Table 3-4. Default Jumper Settings (Continued)

Note to Table 3-4:

For more information about the FPGA board settings, refer to the *Arria V SoC Development Board Reference Manual*.

Restoring the MAX V CPLD to the Factory Settings

This section describes how to restore the original factory contents to the MAX V CPLD on the development board. Make sure you have the Nios II EDS installed, and then perform these steps:

- 1. Set the board switches to the factory default settings described in "Factory Default Switch and Jumper Settings" on page 3–1.
 - DIP switch SW4.4 includes the MAX V device in the JTAG chain.
- 2. Launch the Quartus II Programmer.
- 3. Click Auto Detect.
- 4. Click **Change File** and select the appropriate file:

<install dir>\kits\arriaVST_5astfd5kf40es_soc\factory_recovery\max<no_ver>.pof.

- 5. Turn on the **Program/Configure** option for the added file.
- 6. Click **Start** to download the selected configuration file to the MAX V CPLD. Configuration is complete when the progress bar reaches 100%.
- To ensure that you have the most up-to-date factory restore files and product information, refer to the Arria V SoC Development Kit page of the Altera website.

Restoring the CFI Flash Device to the Factory Defaults

To program the factory image to the flash device in the Quartus II Programmer, do the following steps:

- 1. On the Tools menu in the Quartus II software, click **Programmer**.
- 2. In the Programmer window, click Auto-Detect.

⁽¹⁾ For more information, refer to the Arria V Device Handbook.



If you do not see USB Blaster or the board's embedded USB Blaster II listed next to **Hardware Setup**, refer to the "Installing the USB-Blaster II Driver" on page 2–4.

3. Click Change File and open the factory image file:

<install dir>\kits\arriaVST_5astfd5kf40es_soc\factory_recovery\max2_PFL_writer.pof.

- 4. Turn on the **Program/Configure** option for the **Programmer Object File (.pof)** file.
- 5. Click **Start** to download the selected configuration file to the MAX V CPLD. Configuration is complete when the progress bar reaches 100%
- 6. Click **Auto Detect** and a flash device should show up attached to the MAX V in the main window.
- 7. On the right-click menu of the flash device, click Change File.
- 8. Select the flash image .pof file:

<install dir>\kits\arriaVST_5astfd5kf40es_soc\factory_recovery\a5soc_one_page.pof.

- 9. Once the flash image .pof is attached in the Quartus II Programmer, turn on Page_0 and Option Bits.
- 10. Click Start.
- 11. After the flash writing process has completed, power cycle the board and look for the MAX CONF DONE LED to turn ON if successful.
- 12. Altera recommends that you return to the Max V System Controller factory design after completing the flash writing. To do so, program the Max V with the factory design file:

<install dir>\kits\arriaVST_5astfd5kf40es_soc\factory_recovery\max<version>.pof.

For more information, refer to "Restoring the MAX V CPLD to the Factory Settings" on page 3–6.



The flash writer version blinks the SEL 1 and 0 LEDs and does not support the Power Monitor, Clock Control, or other logic functions. It should only be used for configuration.



To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Arria V SoC Development Kit page of the Altera website.

4. Board Update Portal



The Board Update Portal web page provides links to useful information on the Altera website. You can use this web page to interact with your board:

- Blinking LEDs
- Writing text messages to the LCD
- Mouse over the board photo to view features

The Board Update Portal web page is served by the web server application running on the HPS on your board.

Connecting to the Board Update Portal Web Page

Ensure that you have the following items are setup or installed.

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform these steps:

- 1. Ensure that the CSEL and BSEL jumpers (Table 3–4 on page 3–5) and the DIP switch SW2.3 (Table 3–1 on page 3–3) are in the factory default positions.
- 2. Attach the Ethernet cable to the HPS Ethernet connector on the upper left of the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router and obtains an IP address and displays it to the LCD. If no IP address is obtained, the LCD displays *No IP obtained*. If the system booted, the LCD displays *Hello Tim*.
 - If the LCD displays *No IP obtained*, your system partially booted, but without Ethernet access. If you receive the *No IP obtained* message, Altera recommends that you install the USB virtual COM port drivers to access the Linux system through a terminal window.
 - For more information, refer to the *Configuring Serial Connection* section of the Linux Getting Started page on RocketBoards.org.
 - There are several reasons why your board may fail to get and IP address in this step:
 - Your port is not active or the cable is not plugged in.
 - You do not have a DHCP server.
 - Your DHCP server ran out of addresses.
 - Your DHCP server was not allowed to respond to the board due to security filters, such as MAC address filtering.

4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.



You can click *Arria V SoC Development Kit* on the Board Update Portal web page to access the kit's home page for documentation updates and additional new designs.



You can also navigate directly to the Arria V SoC Development Kit page of the Altera website to determine if you have the latest kit software.

5. Board Test System



The development kit includes an application called the Board Test System (BTS) and related design examples. The BTS provides an easy-to-use interface to alter functional settings and observe the results. You can use the BTS to test board components, modify functional parameters, observe performance, and measure power usage. (While using the BTS, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.)


To install the BTS, follow the steps in "Installing the Development Kit" on page 2–3.

The Board Test System GUI communicates over the JTAG bus to a test design running in the Arria V device. Figure 5–1 shows the initial GUI for a board that is in the factory configuration.



Look for yellow highlights in the board picture around the corresponding components for each tab.

Figure 5-1. Board Test System Graphical User Interface



Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears that allows you to exercise the related board features.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power information for the board. Because the application communicates over the JTAG bus to the MAX II device, you can measure the power of any design in the FPGA, including your own designs.



The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap[®] II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

Preparing the Board for the Board Test System

With the power to the board off, follow these steps:

- 1. Plug the included USB cable from J50 (USB-Blaster II interface) to the host computer's USB port.
- 2. Ensure that the development board switches and jumpers are set to the default positions as shown in the "Factory Default Switch and Jumper Settings" section starting on page 3–1.
- 3. Set the DIP switch (SW2.3) to the user on (0) position.
 - For more information about the board's DIP switch and jumper settings, refer to the *Arria V SoC Development Board Reference Manual*.
- 4. Turn on the power to the board. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. If your board is still in the factory configuration, or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design loads the GPIO, SRAM, and flash memory tests.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

Running the Board Test System

Navigate to the *<install*

dir>\kits\arriaVST_5astfd5kf40es_soc\examples\board_test_system directory and run the BoardTestSystem.exe application.



To run the BTS in Windows, you can also click **Start > All Programs > Altera > Arria V SoC Development Kit** *<version> >* **Board Test System**.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Arria V development board's flash memory ships preconfigured with the design that corresponds to the GPIO tab.



Under two conditions, the BTS displays a message prompting you to configure your board with a valid BTS design:

- If you power up your board with the DIP switch (SW2.3) in a position other than the on (0) position
- If you load your own design into the FPGA with the Quartus II Programmer

Using the Board Test System

This section describes each control in the BTS.


The Configure Menu

Use the Configure menu to select the design you want to use. Each design example on this menu tests different board features that corresponds to one or more application tabs. For example, if you select **Configure with GPIO Design**, the **System Info**, **GPIO**, and **I2C** tabs become available for testing.



The BTS configuration circuit might cause a conflict with the default HPS booting sequence. Both events program the FPGA. To make sure the operation of the Configure menu works properly, wait until you see the LCD display *Hello Tim* before you use the Configure menu.

Figure 5–2. The Configure Menu



The System Info Tab

The **System Info** tab shows board's current configuration. Figure 5–1 on page 5–1 shows the **System Info** tab. The tab displays the contents of the MAX V registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **System Info** tab.

Board Information

The **Board information** controls display static information about your board.

- **Board Name**—Indicates the official name of the board.
- **Part number**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System currently running on the board.
- MAC1—Indicates the MAC address of the board's ENET1 10/100 port.
- MAC2—Indicates the MAC address of the board's ENET2 10/100 port.
- **HPS MAC1**—Indicates the MAC address of the board's HPS 10/100/1000 Ethernet port.
- MAX V ver—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the <install dir>\kits\arriaVST_5astfd5kf40es_soc\examples directory. Newer revisions of this code might be available on the Arria V SoC Development Kit page of the Altera website.

JTAG Chain


The JTAG chain control shows all the devices currently in the JTAG chain. The Arria V device is always the first device in the chain. The JTAG chain is normally mastered by the On-board USB-Blaster II.

- If you plug in an external USB-Blaster cable to the JTAG header (J35), the On-Board USB-Blaster II is disabled.
- JTAG DIP switch bank (SW4) selects which interfaces are in the chain. Refer to Table 3–3 on page 3–4 for detailed settings.
- For details on the JTAG chain, refer to the *Arria V SoC Development Board Reference Manual*. For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.

The GPIO Tab

The **GPIO** tab allows you to interact with all the general purpose user I/O components on your board. You can write to the character LCD, read DIP switch settings, turn LEDs on or off, and detect push button presses. Figure 5–3 shows the **GPIO** tab.

Figure 5-3. The GPIO Tab



The following sections describe the controls on the **GPIO** tab.

Character LCD

The **Character LCD** controls allow you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Display**.



If you exceed the 16 character display limit on either line, a warning message appears.

User DIP Switch

The read-only **User DIP switch** control displays the current positions of the switches in the user DIP switch bank. Change the switches on the board to see the graphical display change accordingly.