

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Cyclone V GT FPGA Development Kit**

# **User Guide**



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01135-1.2



© 2017 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



# **Contents**



Chapter 1. About This Kit	
Kit Features	
Hardware	
Software	
Quartus II Software	
Cyclone V GT FPGA Development Kit Installer	
Chapter 2. Getting Started	
Before You Begin	2_1
Inspecting the Boards	
References for Getting Started	
Chapter 3. Software Installation	
Installing the Quartus II Subscription Edition Software	3_1
Activating Your License	2 /
Installing the Development Kit	
Installing the USB-Blaster II Driver	
Chapter 4. Development Board Setup	
Setting Up the Board	
Factory Default Switch and Jumper Settings	
Configuring the MAX V Device to Program EPCQ	4-5
Restoring the MAX V CPLD to the Factory Settings	4-5
Restoring the Flash Device to the Factory Settings	4-6
Configuring the FPGA Using the Quartus II Programmer	4–7
Chapter 5. Board Update Portal	
Connecting to the Board Update Portal Web Page	5–1
Using the Board Update Portal to Write User Designs	5–2
Chapter 6. Board Test System	
Preparing to Run the Board Test System	6_1
Running the Board Test System	
Using the Board Test System	
The Configure Menu	
The System Info Tab	
Power Monitor	
Board Information	
MAX V Registers	
JTAG Chain	
The GPIO Tab	
Character LCD and Display	
User DIP Switches	
User LEDs	
Push Button Switches	
The Flash Tab	
Read and Start Address	
Range	6-4

iv Contents

Write	6–9
Random Test	6–9
CFI Query	6–9
Increment Test	6–9
Reset	6–9
Erase	6–9
Flash Memory Table and Flash Memory Map	
The DDR3x40 and DDR3x64 Tabs	
Start	
Stop	
Performance Indicators	
Error Control	
Number of Addresses to Write and Read	
The HSMA Tab	
Start, Stop	
XCRV, LVDS, CMOS	
The HSMB Tab	
Start, Stop	
XCRV and CMOS	
The Power Monitor	
Power Monitor Features	
Power Monitor Controls	
General Information	
Power Information	
Power Graph	
Graph Settings	
Reset	
The Clock Control	
Clock Control Features	
Clock Control Controls	
Serial Port Registers	6–20
fXTAL	
Target Frequency	6–21
Clear	6–21
Set New Frequency	6–21
Appendix A. Programming the Flash Memory Device	
CFI Flash Memory Map	A–1
Preparing Design Files for Flash Programming	
Creating Flash Files Using the Nios II EDS	
Converting Additional Files	
Programming Flash Memory Using the Nios II EDS	A-3
Programming Flash Memory Using the Board Update Portal	
Trogramming right memory coming the bound openic rotter	
Additional Information	
	T ( 4
Document Revision History	
How to Contact Altera	
Typographic Conventions	Into-1

#### 1. About This Kit



This chapter introduces the major components of The Altera® Cyclone® V GT FPGA Development Kit. This kit is a complete design environment that includes both the hardware and software you need to develop and prototype Cyclone V GT FPGA designs.

#### **Kit Features**

This section briefly describes the Cyclone V GT FPGA Development Kit contents.

#### **Hardware**

The Cyclone V GT FPGA Development Kit includes the following hardware:


- Cyclone V GT FPGA development board
- Debug Header Breakout Board HSMC
- Loopback Daughtercard HSMC
- Power supply and cables:
  - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
  - USB cable
  - Ethernet cable
  - Mini SMB cable
- For a complete list of this kit's contents and capabilities, refer to the Cyclone V GT FPGA Development Kit page.

#### Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

#### **Quartus II Software**

Your kit includes a license for the Development Kit Edition (DKE) of the Quartus II software (Windows platform only). For one year, this license entitles you to most of the features of the Subscription Edition (excluding the IP Base Suite).



1–2 Chapter 1: About This Kit
Kit Features

The Quartus II Development Kit Edition (DKE) software includes the following items:

- Quartus II Software—The Quartus II software, including the Qsys system integration tool, provides a comprehensive environment for network on a chip (NoC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
- MegaCore® IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
  - Simulate behavior of a MegaCore function within your system.
  - Verify functionality of your design, and quickly and easily evaluate its size and speed.
  - Generate time-limited device programming files for designs that include MegaCore functions.
  - Program a device and verify your design in hardware.
  - The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.
  - For more information about OpenCore Plus, refer to AN 320: OpenCore Plus Evaluation of Megafunctions.

Nios<sup>®</sup> II Embedded Design Suite (EDS)—A full-featured set of tools that allows you to develop embedded software for the Nios II processor, which you can include in your Altera FPGA designs.

#### Cyclone V GT FPGA Development Kit Installer

The license-free Cyclone V GT FPGA Development Kit installer includes all the documentation and design examples for the kit.

For information on installing the Development Kit Installer, refer to "Installing the Development Kit" on page 3–2.

# 2. Getting Started



This chapter provides the initial guidelines to get you started using the kit.

# **Before You Begin**

Before using the kit or installing the software, check the kit contents and inspect the boards to verify that you received all of the items listed in "Kit Features" on page 1–1. If any of the items are missing, contact Altera before you proceed.

### **Inspecting the Boards**

To inspect each board, do the following:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that components on the boards appear to be in place and intact.



In typical applications with the Cyclone V GT FPGA development board, a heat sink is not necessary. However, under extreme conditions or for engineering sample silicon, the board might require additional cooling to stay within operating temperature guidelines. The board has two holes near the FPGA that accommodate many different heat sinks, including the Dynatron CHR-152. You can perform power consumption and thermal modeling to determine whether your application requires additional cooling. For information about measuring board and FPGA power in real time, refer to "The Power Monitor" on page 6–17.



### **References for Getting Started**

Use the following links to check the Altera website for other related information:

- For complete information about the FPGA development board hardware, refer to the *Cyclone V GT FPGA Development Board Reference Manual*.
- For the latest board design files and reference designs, refer to the Cyclone V GT FPGA Development Kit page.
- For additional daughter cards available for purchase, refer to the Development Board Daughtercards page.
- For the Cyclone V GT device documentation, refer to the Documentation: Cyclone V Devices page.
- To purchase devices from the eStore, refer to the Devices page.

- For Cyclone V GT OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.

#### 3. Software Installation




This chapter explains how to install the following software:

- Quartus II Subscription Edition software
- Cyclone V GT FPGA Development Kit software
- On-Board USB-Blaster<sup>TM</sup> II driver

### **Installing the Quartus II Subscription Edition Software**

Included in the Quartus II Subscription Edition software are the Quartus II software (including Qsys), the Nios II EDS, and the MegaCore IP Library. To install the Altera development tools, do the following:

- Download the Quartus II Subscription Edition Software from the Quartus II Subscription Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.
- 2. Follow the on-screen instructions to complete the installation process. Choose an installation directory that is relative to the Quartus II software installation directory.



# **Activating Your License**

Purchasing this kit entitles you to a one-year license for the Development Kit Edition (DKE) of the Quartus II software.



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web Edition or purchase a subscription to Quartus II software.

Before using the Quartus II software, you must activate your license, identify specific users and computers, and obtain and install a license file.

If you already have a licensed version of the subscription edition, you can use that license file with this kit. If not, follow these steps:

- 1. Log on at the myAltera Account Sign In web page, and click Sign In.
- 2. On the myAltera Home web page, click the Self-Service Licensing Center link.
- 3. Locate the serial number printed on the side of the development kit box below the bottom bar code.

The number consists of alphanumeric characters and does not contain hyphens: for example, 5xxxSoCxxxxxxx.

- 4. On the Self-Service Licensing Center web page, click the *Find it with your License Activation Code* link.
- 5. In the **Find/Activate Products** dialog box, enter your development kit serial number and click **Search**.
- 6. When your product appears, turn on the check box next to the product name.
- 7. Click Activate Selected Products, and click Close.
- 8. When licensing is complete, Altera emails a **license.dat** file to you. Store the file on your computer and use the **License Setup** page of the **Options** dialog box in the Quartus II software to enable the software.

To license the Quartus II software, you need your computer's network interface card (NIC) ID, a number that uniquely identifies your computer. On the computer you use to run the Quartus II software, type <code>ipconfig/all</code> at a command prompt to determine the NIC ID. Your NIC ID is the 12-digit hexadecimal number on the **Physical Address** line.



For complete licensing details, refer to the *Altera Software Installation and Licensing Manual* 


# **Installing the Development Kit**

To install the development kit, do the following:

- Download the Cyclone V GT FPGA Development Kit installer from the Cyclone V GT FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.
- 2. Start the Cyclone V GT FPGA Development Kit installer for Windows, or unzip the installation image for Linux.
- Choosing an installation directory that is relative to the Quartus II software installation directory, follow the on-screen instructions to complete the installation process.

The installation program creates the Cyclone V GT FPGA Development Kit directory structure shown in Figure 3–1.

Figure 3–1. Cyclone V GT FPGA Development Kit Installed Directory Structure (1)



#### Note to Figure 3-1:

(1) Early-release versions might have slightly different directory names.

Table 3–1 lists the file directory names and a description of their contents.

Table 3-1. Installed Directory Contents

Directory Name	Description of Contents	
board_design_files	Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.	
demos	Contains demonstration applications.	
documents	Contains the kit documentation.	
examples	Contains the sample design files for the Cyclone V GT FPGA Development Kit.	
factory_recovery	Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.	

#### **Installing the USB-Blaster II Driver**

The Cyclone V GT FPGA development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the On-Board USB-Blaster II driver on the host computer.



For installation instructions for the On-Board USB-Blaster II driver, refer to the Cable and Adapter Drivers Information page of the Altera website.

# 4. Development Board Setup




This chapter explains how to set up the Cyclone V GT FPGA development board and restore default settings.

# **Setting Up the Board**

To configure and apply power to the board, do the following:

- 1. The FPGA development board ships with its board switches preconfigured to support the design examples in the kit. If your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch and Jumper Settings" on page 4–2 before proceeding.
- 2. The FPGA development board ships with design examples stored in flash memory. Verify the SW4.3 DIP switch is set to the FACT ON (logic 0) position to load the design stored in the factory portion of flash memory.



3. Connect the +19 V (6.32 A) power supply to the DC Power Jack (J8) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage, and a lower-rated power supply may not be able to provide enough power for the board.

4. Set the POWER switch (SW2) to the ON position. When power is supplied to the board, blue LED (D21) illuminates indicating that the board has power.

The MAX V device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The SW4.3 DIP switch controls which design to load. When the switch is in the FACT ON (logic 0) position, the PFL loads the design from the factory portion of flash memory.

The MAX V design resides in the *<install dir>\kits\cycloneVGT\_5cgtfd9ef35\_fpga\examples\max5* directory.

When configuration is complete, the Config Done LED (D7) illuminates, signaling that the Cyclone V GT device configured successfully.

For more information about the PFL megafunction, refer to the *Parallel Flash Loader Megafunction User Guide*.

# **Factory Default Switch and Jumper Settings**

Figure 4–1 shows the default switch settings for the top side of the Cyclone V GT FPGA development board.

Figure 4-1. Default Switch Settings on the Board Top





Figure 4–2 shows the default switch and jumper settings for the bottom side of the Cyclone V GT FPGA development board.

Figure 4–2. Default Switch Settings on the Board Bottom



The following tables do not describe user DIP switches.

To restore the switches to the default settings, do the following:

1. Set the DIP switch bank (SW3) to match Table 4–1 and Figure 4–1.

Table 4-1. SW3 DIP Switch Settings (Part 1 of 2)

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	PCIe_X1	■ ON (logical 0) = x1 presence detect is enabled.	
		■ OFF (logical 1) = x1 presence detect is disabled.	
		Switch 2 has the following options:	
2	PCIe_X4	■ ON (logical 0) = x4 presence detect is enabled.	ON
		■ OFF (logical 1) = x4 presence detect is disabled.	

Table 4–1. SW3 DIP Switch Settings (Part 2 of 2)

Switch	Board Label	Function	Default Position
		Switch 3 has the following options:	
3	HSMB EN	■ ON (logical 0) = HCMC Port B not in JTAG chain.	ON
		OFF (logical 1) = Include HCMC Port B in the JTAG chain.	
		Switch 4 has the following options:	
4	HSMA_EN	■ ON (logical 0) = HCMC Port A not in JTAG chain.	ON
'	1101011	OFF (logical 1) = Include HCMC Port A in the JTAG chain.	

2. Set the DIP switch bank (SW4) to match Table 4–2 and Figure 4–1.

Table 4–2. SW4 DIP Switch Settings

Switch	Board Label	Function	Default Position
1	CLKSEL	<ul> <li>Switch 1 has the following options:</li> <li>ON (logical 0) = SMA input clock select.</li> <li>OFF (logical 1) = Programmable oscillator clock select.</li> </ul>	OFF
2	CLKEN	_	ON
3	FACT	<ul> <li>Switch 3 has the following options:</li> <li>ON (logical 0) = Load the factory design from flash at power up.</li> <li>OFF (logical 1) = Load the user design from flash at power up.</li> </ul>	ON
4	MODE	Switch 4 is an optional user switch setting. It is not currently defined in the MAX 5 system controller.	ON

3. Set the DIP switch bank (SW5) to match Table 4–3 and Figure 4–2.

Table 4-3. SW5 DIP Switch Settings (Part 1 of 2)

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	MSEL1	■ When ON, a logic 0 is selected.	ON
		■ When OFF, a logic 1 is selected.	
		Switch 2 has the following options:	
2	MSEL2	■ When ON, a logic 0 is selected.	OFF
		■ When OFF, a logic 1 is selected.	

Rnard Default Switch **Function** Label **Position** Switch 3 has the following options: 3 **OFF** MSEL4 When ON, a logic 0 is selected. When OFF, a logic 1 is selected. Switch 4 has is an optional user switch setting. It FAN 0FF is not currently defined in the MAX 5 system controller.

Table 4-3. SW5 DIP Switch Settings (Part 2 of 2)

- For more information on the MSEL modes, refer to Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices.
- 4. Set the J17 jumper block to match Table 4–4 and Figure 4–2. The C5\_VCCIO\_VAR power rail provides the voltage to bank 7, which connects to the HSMB interface. By default this rail is 2.5 V. If needed, you can change the voltage level of this power supply by adding in a jumper wire between the pins of J17 as indicated in Table 4–4 and Figure 4–2.

Table 4-4. J17 Jumper Block (1)

Jumper	C5_VCCIO_VAR	Default Position
Pins 1-2	1.8 V	Not installed
Pins 3-4	1.5 V	Not installed
Pins 5-6	1.2 V	Not installed

#### Note to Table 4-4:

 Adding a single jumper between the pins sets the voltage as described in the table. Install only one jumper location at a time.



For more information about the FPGA board settings, refer to the *Cyclone V GT FPGA Development Board Reference Manual*.

# Configuring the MAX V Device to Program EPCQ

It is possible to configure the FPGA from the EPCQ device. However, the MAX V design provided with the Cyclone V GT FPGA development kit does not allow you to store a design in the EPCQ configuration device.

To enable FPGA configuration using the EPCQ device, reconfigure the MAX V device with the design file found at How do I access the EPCQ configuration device on the Cyclone V GT FPGA Development Kit?.

### **Restoring the MAX V CPLD to the Factory Settings**

This section describes how to restore the original factory contents to the MAX V CPLD on the FPGA development board. Make sure you have the Nios II EDS installed, and do the following:

- 1. Set the board switches to the factory default settings described in "Factory Default Switch and Jumper Settings" on page 4–2.
- 2. Start the Quartus II Programmer.
- 3. Click **Auto Detect**.
- 4. Click **Add File** for the 5M2210 MAX V device and select *<install dir>*\kits\cycloneVGT\_5cgtfd9ef35\_fpga\factory\_recovery\max5.pof.
- 5. Turn on the **Program/Configure** option for the added file.
- 6. Click **Start** to download the selected configuration file to the MAX V CPLD. Configuration is complete when the progress bar reaches 100%.

To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone V GT FPGA Development Kit page of the Altera website.

# **Restoring the Flash Device to the Factory Settings**

This section describes how to restore the original factory contents to the flash memory device on the FPGA development board. Make sure you have the Nios II EDS installed, and do the following:

- 1. Set the board switches to the factory default settings described in "Factory Default Switch and Jumper Settings" on page 4–2.
- 2. Start the Quartus II Programmer to configure the FPGA with a .sof capable of flash programming. Refer to "Configuring the FPGA Using the Quartus II Programmer" on page 4–7 for more information.
- 3. Click **Add File** and select <*install* dir>\kits\cycloneVGT\_5cgtfd9ef35\_fpga\factory\_recovery\c5gt\_fpga\_bup.sof.
- 4. Turn on the **Program/Configure** option for the added file.
- 5. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D7) illuminates indicating that the flash device is ready for programming.
- On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II
  Command Shell.
- 7. In the Nios II command shell, navigate to the *<install dir>\kits\cycloneVGT\_5cgtfd9ef35\_fpga\factory\_recovery* directory and type the following command to run the restore script:
  - ./restore.sh ←

Restoring the flash memory might take several minutes. Follow any instructions that appear in the Nios II command shell.

- 8. After all flash programming completes, if powered by the laptop power adapter, cycle the POWER switch (SW2) off then on. If the FPGA development board is powered by PCIe host, cycle the host power.
- 9. Using the Quartus II Programmer, click **Add File** and select *<install dir>*\kits\cycloneVGT\_5cgtfd9ef35\_fpga\factory\_recovery\c5gt\_fpga\_bup.sof.
- 10. Turn on the **Program/Configure** option for the added file.

- 11. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D7) illuminates indicating the flash memory device is now restored with the factory contents.
- 12. After all flash programming completes, if powered by the laptop power adapter, cycle the POWER switch (SW2) off then on. If the FPGA development board is powered by PCIe host, cycle the host power.
- 13. The restore script cannot restore the board's MAC address automatically. In the Nios II command shell, type the following Nios II EDS command:

```
nios2-terminal ←
```

14. Follow the instructions in the terminal window to generate a unique MAC address.



To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone V GT FPGA Development Kit page of the Altera website.

### **Configuring the FPGA Using the Quartus II Programmer**

You can use the Quartus II Programmer to configure the FPGA with a specific SRAM Object File (.sof). Before configuring the FPGA, verify the following conditions:

- Quartus II Programmer and the USB-Blaster II driver are installed on the host computer.
- USB cable is connected to the FPGA development board.
- Power to the board is on.
- No other applications that use the JTAG chain are running.

To configure the Cyclone V GT FPGA, do the following:

- 1. Start the Quartus II Programmer.
- 2. Click **Auto Detect** to display the devices in the JTAG chain.
- 3. Click **Add File** and select the path to the desired **.sof**.
- 4. Turn on the **Program/Configure** option for the added file.
- 5. Click **Start** to download the selected file to the FPGA. Configuration is complete when the progress bar reaches 100%.



Using the Quartus II programmer to configure a device on the board causes other JTAG-based applications to lose their connection to the board. Restart those applications after configuration is complete.



If the Quartus II programming window is already open and you power cycle the board, to detect the JTAG chain, do the following:

- Click **Hardware Setup** in the Quartus II Programmer window.
- Reselect USB-Blaster II.

# 5. Board Update Portal



This chapter explains how you can connect to the Board Update Portal and use it to upload your own designs.

The Cyclone V GT FPGA Development Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the SW4.3 DIP switch in the FACT ON (logic 0) position, the FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware 1 portion of flash memory and provides useful kit-specific links and design resources.



After successfully updating the user hardware 1 flash memory, you can load a design from flash memory into the FPGA. To do so, set the SW4.3 DIP switch to the FACT OFF (logic 1) position and power cycle the board.

The source code for the Board Update Portal design resides in the *<install dir>\kits\cycloneVGT\_5cgtfd9ef35\_fpga\examples* directory.

## **Connecting to the Board Update Portal Web Page**

Ensure that you have the following items setup and installed:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, do the following:

- 1. With the board powered down, set the SW4.3 DIP switch to the FACT ON (logic 0) position.
- 2. Attach the Ethernet cable from the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router and obtains an IP address. The LCD on the board displays the IP address.
- 4. Start a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.



You can click *Cyclone V GT FPGA Development Kit* on the Board Update Portal web page to access the kit's home page for documentation updates and additional new designs.



You can also navigate directly to the Cyclone V GT FPGA Development Kit page of the Altera website to determine if you have the latest kit software.

### **Using the Board Update Portal to Write User Designs**

The Board Update Portal allows you to write new designs to the user hardware 1 portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format. However, if you have generated a SRAM Object File (.sof) that operates without a software design file, you can still use the Board Update Portal to upload your design. In this case, leave the **Software File Name** field blank.



Design files available from the Cyclone V GT FPGA Development Kit page include .flash files. You can also create .flash files from your own custom design. Refer to "Preparing Design Files for Flash Programming" on page A–2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, do the following:

- 1. Perform the steps in "Connecting to the Board Update Portal Web Page" on page 5–1 to access the Board Update Portal web page.
- In the Hardware File Name field, specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the Software File Name field. Otherwise, leave the Software File Name field blank.
- 3. Click **Upload** and then wait for the files to write to flash memory. A progress bar indicates the percent complete.
- 4. To configure the FPGA with the new design, set the SW4.3 DIP switch to the FACT OFF (logic 1) position and power cycle the board.



As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware 1 portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in "Restoring the Flash Device to the Factory Settings" on page 4–6.

# 6. Board Test System



This chapter explains how you can use the Board Test System GUI to test board components, modify functional parameters, observe performance, and measure power usage.

Along with the Board Test System, the development kit includes related design examples. These designs are provided to test the major board features. Each design provides data for one or more tabs in the application. While using the Board Test System, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.



The Board Test System is also useful as a reference for designing systems.

Figure 6–1 shows the GUI and initial **System Info** tab for a board in the factory configuration.

Figure 6-1. Board Test System GUI



Highlights appear in the board picture around the corresponding components.



The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap<sup>®</sup> II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

# **Preparing to Run the Board Test System**

With the power to the board off, do the following:

- 1. Connect the USB cable to the board.
- 2. Ensure that the Ethernet patch cord is plugged into the RJ45 connector.
- 3. Ensure that the development board switches and jumpers are set to the default positions as shown in the "Factory Default Switch and Jumper Settings" section starting on page 4–2.
- 4. Set the SW4.3 DIP switch to the FACT OFF (logic 1) position.
- 5. Turn on the power to the board. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. The design loads the **System Info, GPIO, Flash** tabs and related tests under the following conditions:
  - Your board is still in the factory configuration.
  - You have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

### **Running the Board Test System**

To run the Board Test System, make sure you have first installed the software. Follow the steps in "Installing the Development Kit" on page 3–2.

You can start the Board Test System with the following:

- The **BoardTestSystem.exe** application that resides in *<install dir>*\kits\cycloneVGT\_5cgtfd9ef35\_fpga\examples\board\_test\_system directory.
- The Windows Start menu: All Programs > Altera > Cyclone V GT FPGA Development Kit < version > > Board Test System.

Once the Board Test System application GUI appears, it displays the application tab that corresponds to the design running in the FPGA. The board's flash memory ships preconfigured with the design that corresponds to the **System Info**, **GPIO**, **Flash** tabs.


# **Using the Board Test System**

This section describes the menus and controls on the Board Test System application.

#### **The Configure Menu**

Use the Configure menu (Figure 6–2) to select the design you want to use. Each design example on this menu tests different board features that corresponds to one or more application tabs. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

Figure 6-2. The Configure Menu



To configure the FPGA with a test system design, do the following:

- 1. On the Configure menu, click the configure command that corresponds to the functionality you wish to test.
- 2. When configuration finishes, close the Quartus II Programmer if open. The design begins running in the FPGA. The corresponding GUI application tabs that interface with the design are now enabled.



If the Board Test System application is open while you configure FPGAs with the Quartus II Programmer, you may need to restart the Board Test System.