

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Cyclone V GX FPGA Development Kit**

# **User Guide**



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01123-1.1



© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



# **Contents**



Chapter 1. About This Kit	
Kit Features	1–1
Hardware	1–1
Software	1–1
Quartus II Web Edition Software	1–1
Cyclone V GX FPGA Development Kit Installer	1–2
Chapter 2. Getting Started	
Before You Begin	2–1
Inspect the Boards	2–1
References	2–2
Chapter 3. Software Installation	
Installing the Quartus II Web Edition Software	3–1
Licensing Considerations	
Installing the Development Kit	3–1
Installing the USB-Blaster II Driver	
Chapter 4. Development Board Setup	
Setting Up the Board	4–1
Factory Default Switch Settings	
Chapter 5. Board Update Portal	
Connecting to the Board Update Portal Web Page	5–1
Using the Board Update Portal to Update User Designs	
Chapter 6. Board Test System	
Preparing the Board	6–2
Running the Board Test System	
Using the Board Test System	
The System Info Tab	
Board Information	
MAX V Registers	
JTAG Chain	
Qsys Memory Map	
The GPIO Tab	
Character LCD	
User DIP Switches	
User LEDs	
Push Button Switches	
The Flash Tab	
Read	
Write	
Random Test	
CFI Query	
Increment Test	
Reset	6–8

iv Contents

Data Display/Entry Boxes	6–8
Flash Memory Map	
The SSRAM Tab	6–9
Read	6–9
Write	6–9
Random Test	
Increment Test	6–10
The Power Monitor	6–10
General Information	6–11
Power Information	6–11
Power Graph	6–11
Graph Settings	
Reset	
The Clock Control	6–12
Serial Port Registers	
fXTAL	
Target Frequency	
Read	
Clear	6–14
Set New Frequency	6–14
Configuring the FPGA Using the Quartus II Programmer	
Appendix A. Programming the Flash Memory Device	
CFI Flash Memory Map	A–1
Preparing Design Files for Flash Programming	A–2
Creating Flash Files Using the Nios II EDS	
Programming Flash Memory Using the Board Update Portal	
Programming Flash Memory Using the Nios II EDS	
Restoring the Flash Device to the Factory Settings	
Restoring the MAX V CPLD to the Factory Settings	
Restoring the MIDE COLD to the ructory seeinings	
Additional Information	
Document Revision History	Info_1
How to Contact Altera	
Typographic Conventions	
Typograpine Conventions	



The Altera® Cyclone® V GX FPGA Development Kit is a complete design environment that includes both the hardware and software you need to develop Cyclone V GX FPGA designs.

## **Kit Features**

This section briefly describes the Cyclone V GX FPGA Development Kit contents.

For a complete list of this kit's contents and capabilities, refer to the Cyclone V GX FPGA Development Kit page.

## **Hardware**

The Cyclone V GX FPGA Development Kit includes the following hardware:

- Cyclone V GX FPGA development board—A development platform that allows you to develop and prototype hardware designs running on the Cyclone V GX FPGA.
  - For detailed information about the board components and interfaces, refer to the *Cyclone V GX FPGA Development Board Reference Manual*.
- Debug Header Breakout Board HSMC.
- Loopback Daughtercard HSMC.
- Power supply and cables—The kit includes the following items:
  - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom.
  - USB cable.
  - Ethernet cable.
  - Mini SMB cable.

### Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

### **Quartus II Web Edition Software**

The Quartus II Web Edition Software is a licensed set of Altera tools with full functionality.

1–2 Chapter 1: About This Kit
Kit Features

Download the Quartus II Web Edition Software from the Quartus II Subscription Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.

To compare the Quartus II subscription and web editions, refer to *Altera Quartus II Software* — *Subscription Edition vs. Web Edition*. The kit also works in conjunction with the subscription edition.

## Cyclone V GX FPGA Development Kit Installer

The license-free Cyclone V GX FPGA Development Kit installer includes all the documentation and design examples for the kit.

For information on installing the Development Kit Installer, refer to "Installing the Development Kit" on page 3–1.

# 2. Getting Started



The remaining chapters in this user guide lead you through the following Cyclone V GX FPGA development board setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the FPGA development board
- Configuring the Cyclone V GX FPGA
- Running the Board Test System designs
- For complete information about the FPGA development board, refer to the *Cyclone V GX FPGA Development Board Reference Manual*.

# **Before You Begin**

Before using the kit or installing the software, check the kit contents and inspect the boards to verify that you received all of the items listed in "Kit Features" on page 1–1. If any of the items are missing, contact Altera before you proceed.

## **Inspect the Boards**


To inspect each board, perform these steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components on the boards appear in place and intact.



For more information about power consumption and thermal modeling, refer to *AN 358: Thermal Management for FPGAs*.

2–2 Chapter 2: Getting Started
References

## **References**

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the Cyclone V GX FPGA Development Kit page.
- For additional daughter cards available for purchase, refer to the Development Board Daughtercards page.
- For the Cyclone V GX device documentation, refer to the Documentation: Cyclone V Devices page.
- To purchase devices from the eStore, refer to the Devices page.
- For Cyclone V GX OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.

## 3. Software Installation



This chapter explains how to install the following software:

- Quartus II Web Edition Software
- Cyclone V GX FPGA Development Kit software
- On-Board USB-Blaster<sup>TM</sup> II driver

# **Installing the Quartus II Web Edition Software**

The Quartus II Web Edition Software provides the necessary tools used for developing hardware and software for Altera devices. Included in the Quartus II Subscription Edition Software are the Quartus II software, the Nios II EDS, and the OpenCore Plus evaluation IP library. The Quartus II software (including Qsys) and the Nios II EDS are the primary development tools used to create the reference designs in this kit. To install the Altera development tools, perform these steps:

- 1. Run the Quartus II Web Edition Software installer you acquired in "Software" on page 1–1.
- Follow the on-screen instructions to complete the installation process, choosing an installation directory that is relative to the Quartus II software installation directory.
- If you have difficulty installing the Quartus II software, refer to *Altera Software Installation and Licensing Manual*.

## **Licensing Considerations**

The Quartus II Web Edition Software is license-free and supports Cyclone V GX devices without any additional licensing requirement. This kit also works in conjunction with the Quartus II Subscription Edition Software, once you obtain the proper license file. To purchase a subscription, contact your Altera sales representative.


# **Installing the Development Kit**

To install the development kit, perform these steps:

- Download the Cyclone V GX FPGA Development Kit installer from the Cyclone V GX FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.
- 2. Run the Cyclone V GX FPGA Development Kit installer you acquired in "Software" on page 1–1.
- 3. Choosing an installation directory that is relative to the Quartus II software installation directory, follow the on-screen instructions to complete the installation process.

The installation program creates the Cyclone V GX FPGA Development Kit directory structure shown in Figure 3–1.

Figure 3–1. Cyclone V GX FPGA Development Kit Installed Directory Structure (1)



#### Note to Figure 3-1:

(1) Early-release versions might have slightly different directory names.

Table 3–1 lists the file directory names and a description of their contents.

Table 3-1. Installed Directory Contents

Directory Name	Description of Contents		
<b>board_design_files</b> Contains schematic, layout, assembly, and bill of material board design files. Use these files starting point for a new prototype board design.			
demos	Contains demonstration applications.		
documents Contains the kit documentation.			
examples Contains the sample design files for the Cyclone V GX FPGA Development Kit.			
factory_recovery  Contains the original data programmed onto the board before shipment. Use this data the board with its original factory contents.			

## **Installing the USB-Blaster II Driver**

The Cyclone V GX FPGA development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the On-Board USB-Blaster II driver on the host computer.



Installation instructions for the On-Board USB-Blaster II driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.



For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.

# 4. Development Board Setup



The instructions in this chapter explain how to set up the Cyclone V GX FPGA development board.

# **Setting Up the Board**

To prepare and apply power to the board, perform these steps:

- 1. The FPGA development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch Settings" on page 4–2 to return the board to its factory settings before proceeding.
- 2. The FPGA development board ships with design examples stored in the flash memory device. Verify the DIP switch (SW3.3) is set to the factory off (1) position to load the design stored in the factory portion of flash memory.



The FPGA development board can be powered by the PCIe host adapter or the laptop power adapter. If you want to power the board by the PCIe host system, plug the FPGA development card into a standard PCIe connector. Alternatively, to power the FPGA development board using the laptop power adaptor, perform the following two steps:

3. Connect the 65 W, 15 VDC @ 4.3 A power supply to the DC Power Jack (J9) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage, and a lower-rated power supply may not be able to provide enough power for the board.

4. Set the POWER switch (SW1) to the on position. When power is supplied to the board, blue LED (D23) illuminates indicating that the board has power.

The MAX V device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The DIP switch (SW3.3) controls which design to load. When the switch is in the factory off (1) position, the PFL loads the design from the factory portion of flash memory.



The kit includes a MAX V design which contains the MAX V PFL megafunction. The design resides in the *<install* 

*dir*>\kits\cycloneVGX\_5cgxfc7df31\_fpga\examples\max5 directory.

When configuration is complete, the Config Done LED (D15) illuminates, signaling that the Cyclone V GX device configured successfully.




For more information about the PFL megafunction, refer to *Parallel Flash Loader Megafunction User Guide*.

# **Factory Default Switch Settings**

This section shows the factory switch settings (Figure 4–1) for the Cyclone V GX FPGA development board.

Figure 4–1. Switch Locations and Default Settings



To restore the switches to their factory default settings, perform these steps:

1. Set the DIP switch bank (SW3) to match Table 4–1 and Figure 4–1.

Table 4-1. SW3 DIP Switch Settings (Part 1 of 2)

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1 CLK SEL	<ul><li>On (0) = SMA input clock is selected.</li></ul>	Off	
'	OLK OLL	Off (1) = Programmable oscillator clock is selected.	Oii
		Switch 2 has the following options:	
2	CLK EN	<ul><li>On (0) = On-board oscillator is disabled.</li></ul>	Off
		Off (1) = On-board oscillator is enabled.	

Table 4–1. SW3 DIP Switch Settings (Part 2 of 2)

Switch	Board Label	Function	Default Position
		Switch 3 has the following options:	
3	FACT LOAD	On (0) = Load the user design from flash at power up.	Off
		Off (1) = Load the user factory from flash at power up.	
		Switch 4 has the following options:	
4	SEC MODE	<ul><li>On (0) = On-Board USB Blaster II sends FACTORY command at power up</li></ul>	Off
		<ul> <li>Off (1) = On-Board USB Blaster II does not send FACTORY command at power up</li> </ul>	

2. Set the DIP switch bank (SW4) to match Table 4-2 and Figure 4-1.

Table 4-2. SW4 DIP Switch Settings

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	PCIE_PRSNT2n_x1	On (0) = x1 presence detect is enabled.	Off
	Off (1) = x1 presence detect is disabled.		
		Switch 2 has the following options:	
2	PCIE_PRSNT2n_x4	On (0) = x4 presence detect is enabled.	Off
		Off (1) = x4 presence detect is disabled.	
3	_	_	
4 FAN_FORCE_ON	FAN FOROE ON	Switch 4 has the following options: (Fan is not included.)	0"
	FAN_FURCE_UN	On (0) = Fan is turned on.	Off
	Off (1) = Fan is turned off		

3. Set the DIP switch bank (SW5) to match Table 4–3 and Figure 4–1.

Table 4-3. SW5 JTAG DIP Switch Settings (Part 1 of 2)

Switch	Board Label	Function	Default Position
		Switch 1 has the following options:	
1	5M2210_JTAG_EN	<ul><li>On (0) = Do not Include MAX V system controller in the JTAG chain.</li></ul>	Off
		<ul><li>Off (1) = Include MAX V system controller in the JTAG chain</li></ul>	
		Switch 2 has the following options:	
2 HSMA_JTAG_EN	On (0) = Do not Include the HSMC Port A in the JTAG chain.	On	
		Off (1) = Include the HSMC Port A in the JTAG chain.	

Table 4-3. SW5 JTAG DIP Switch Settings (Part 2 of 2)

Switch	Board Label	Function	Default Position
3	PCIE_JTAG_EN	<ul> <li>Switch 3 has the following options:</li> <li>On (0) = Do not include the PCI Express Edge connector in the JTAG chain.</li> <li>Off (1) = Include the PCI Express Edge connector in the JTAG chain.</li> </ul>	On
4	_	_	_



For more information about the FPGA board settings, refer to the Cyclone V GX FPGA Development Board Reference Manual.

# 5. Board Update Portal



The Cyclone V GX FPGA Development Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the DIP switch (SW3.3) in the factory off (1) position, the Cyclone V GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware 1 portion of flash memory and provides useful kit-specific links and design resources.



After successfully updating the user hardware 1 flash memory, you can load the user design from flash memory into the FPGA. To do so, set the DIP switch (SW3.3) to the user on (0) position and power cycle the board.

The source code for the Board Update Portal design resides in the *<install dir>\kits\cycloneVGX\_5cgxfc7df31\_fpga\examples* directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to "Restoring the Flash Device to the Factory Settings" on page A–4 to restore the board with its original factory contents.

# **Connecting to the Board Update Portal Web Page**

This section provides instructions to connect to the Board Update Portal web page.



Before you proceed, ensure that you have the following:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform these steps:

- 1. With the board powered down, set the DIP switch (SW3.3) to the factory off (1) position.
- 2. Attach the Ethernet cable from the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router and obtains an IP address. The LCD on the board displays the IP address.
- 4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.



You can click *Cyclone V GX FPGA Development Kit* on the Board Update Portal web page to access the kit's home page for documentation updates and additional new designs.



You can also navigate directly to the Cyclone V GX FPGA Development Kit page of the Altera website to determine if you have the latest kit software.

# **Using the Board Update Portal to Update User Designs**

The Board Update Portal allows you to write new designs to the user hardware 1 portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format.



Design files available from the Cyclone V GX FPGA Development Kit page include **.flash** files. You can also create **.flash** files from your own custom design. Refer to "Preparing Design Files for Flash Programming" on page A–2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform these steps:

- 1. Perform the steps in "Connecting to the Board Update Portal Web Page" to access the Board Update Portal web page.
- 2. In the Hardware File Name field specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the Software File Name field; otherwise, leave the Software File Name field blank.
- 3. Click **Upload**. The progress bar indicates the percent complete.
- 4. To configure the FPGA with the new design after the flash memory upload process is complete, set the DIP switch (SW3.3) to the user on (0) position and power cycle the board.



As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware 1 portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in "Restoring the Flash Device to the Factory Settings" on page A–4.

# 6. Board Test System




The kit includes a design example and an application called the Board Test System (BTS) to test the functionality of the Cyclone V GX FPGA development board. The BTS provides an easy-to-use interface to alter functional settings and observe the results. You can use the BTS to test board components, modify functional parameters, observe performance, and measure power usage. (While using the BTS, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.)

The BTS is also useful as a reference for designing systems.

To install the BTS, follow the steps in "Installing the Development Kit" on page 3–1.

The Board Test System GUI communicates over the JTAG bus to a test design running in the Cyclone V GX device. Figure 6–1 shows the initial GUI for a board that is in the factory configuration.

Figure 6-1. Board Test System Graphical User Interface



Preparing the Board

Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears and allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power information for the board. Because the application communicates over the JTAG bus to the MAX II device, you can measure the power of any design in the FPGA, including your own designs.



The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

# **Preparing the Board**

With the power to the board off, follow these steps:

- 1. Connect the USB cable to the board.
- 2. Ensure that the Ethernet patch cord is plugged into the RJ45 connector.
- 3. Ensure that the development board switches and jumpers are set to the default positions as shown in the "Factory Default Switch Settings" section starting on page 4–2.
- 4. Set the DIP switch (SW3.3) to the user on (0) position.



5. Turn on the power to the board. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. If your board is still in the factory configuration, or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design loads the GPIO, SRAM, and flash memory tests.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

# **Running the Board Test System**

To run the application, navigate to the *<install dir>\kits\cycloneVGX\_5cgxfc7df31\_fpga\examples\board\_test\_system* directory and run the **BoardTestSystem.exe** application.



On Windows, click **Start** > **All Programs** > **Altera** > **Cyclone V GX FPGA Development Kit** <*version*> > **Board Test System** to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Cyclone V GX FPGA development board's flash memory ships preconfigured with the design that corresponds to the GPIO, Flash and SSRAM tabs.



If you power up your board with the DIP switch (SW3.3) in a position other than the user on (0) position, or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design.

# **Using the Board Test System**

This section describes each control in the Board Test System application.

## **The System Info Tab**

The **System Info** tab shows board's current configuration. Figure 6–1 on page 6–1 shows the **System Info** tab. The tab displays the contents of the MAX V registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **System Info** tab.

### **Board Information**

The **Board information** controls display static information about your board.

- **Board Name**—Indicates the official name of the board.
- **Part number**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System currently running on the board.
- MAX V ver—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the <install dir>\kits\cycloneVGX\_5cgxfc7df31\_fpga\examples directory. Newer revisions of this code might be available on the Cyclone V GX FPGA Development Kit page of the Altera website.
- MAC—Indicates the MAC address of the board.

## **MAX V Registers**

The **MAX** V **registers** control allows you to view and change the current MAX V register values as described in Table 6–1. Changes to the register values with the GUI take effect immediately. For example, writing a 0 to SRST resets the board.

Table 6-1. MAX V Registers

Register Name	Read/Write Capability	Description
System Reset (SRST)	Write only	Set to 0 to initiate an FPGA reconfiguration.
Page Select Register (PSR)	Read / Write	Determines which of the up to three (0-2) pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured.
Page Select Override (PSO)	Read / Write	When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration.
Page Select Switch (PSS)	Read only	Holds the current value of the illuminated PGM LED (D12-D14) based on the following encoding:
		<ul> <li>0 = PGM LED (D12) and corresponds to the flash memory page for the factory hardware design</li> </ul>
		■ 1 = PGM LED (D13) and corresponds to the flash memory page for the user hardware 1 design
		<ul><li>2 = PGM LED (D14) and corresponds to the flash memory page for the user hardware 2 design</li></ul>

- **PSO**—Sets the MAX II PSO register. The following options are available:
  - **Use PSR**—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
  - Use PSS—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.
- **PSR**—Sets the MAX V PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to Table 6–1 for more information.
- **PSS**—Displays the MAX V PSS register value. Refer to Table 6–1 for the list of available options.
- SRST—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX V register values. Refer to Table 6–1 for more information.




Because the **System Info** tab requires that a specific design is running in the FPGA at a specific clock speed, writing a 0 to SRST or changing the PSO value can cause the Board Test System to stop running.

### **JTAG Chain**

The **JTAG** chain control shows all the devices currently in the JTAG chain. The Cyclone V GX device is always the first device in the chain. The JTAG chain is normally mastered by the On-board USB-Blaster II.



If you plug in an external USB-Blaster cable to the JTAG header (J13), the On-Board USB-Blaster II is disabled.



For details on the JTAG chain, refer to the *Cyclone V GX FPGA Development Board Reference Manual*. For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.

## **Qsys Memory Map**

The **Qsys memory map** control shows the memory map of the Qsys system on your board.

## The GPIO Tab

The **GPIO** tab allows you to interact with all the general purpose user I/O components on your board. You can write to the character LCD, read DIP switch settings, turn LEDs on or off, run a server program on the Ethernet port, and detect push button presses. Figure 6–2 shows the **GPIO** tab.

Figure 6-2. The GPIO Tab



The following sections describe the controls on the **GPIO** tab.

### **Character LCD**

The **Character LCD** controls allow you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Display**.



If you exceed the 16 character display limit on either line, a warning message appears.

#### **User DIP Switches**

The read-only **User DIP switches** control displays the current positions of the switches in the user DIP switch bank. Change the switches on the board to see the graphical display change accordingly.

### **User LEDs**

The **User LEDs** control displays the current state of the user LEDs. Click the graphical representation of the LEDs to turn the board LEDs on and off. You can click **ALL** to turn on and off all of the user LEDs at once.


### **Push Button Switches**

The read-only **Push Button switches** control displays the current state of the board user push buttons. Press a push button on the board to see the graphical display change accordingly.

### The Flash Tab

The **Flash** tab allows you to read and write flash memory on your board. Figure 6–3 shows the **Flash** tab.

Figure 6-3. The Flash Tab



The following sections describe the controls on the Flash tab.

#### Read

The **Read** control reads the flash memory on your board. To see the flash memory contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table.



If you enter an address outside of the flash memory address space, a warning message identifies the valid flash memory address range.

### Write

The **Write** control writes the flash memory on your board. To update the flash memory contents, change values in the table and click **Write**. The application writes the new values to flash memory and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.

### **Random Test**

Starts a random data pattern test to flash memory, which is limited to a scratch page in the upper 128K block.

## **CFI Query**

The **CFI Query** control updates the memory table, displaying the CFI ROM table contents from the flash device.

### **Increment Test**

Starts an incrementing data pattern test to flash memory, which is limited to a scratch page in the upper 128K block.

#### Reset

The **Reset** control executes the flash device's reset command and updates the memory table displayed on the **Flash** tab.

### **Erase**

Erases flash memory, which is limited to a scratch page in the upper 128K block.

## **Data Display/Entry Boxes**

There are 8 rows and 4 columns. Each column contain 8 hexadecimal numbers. After entering the numbers in each cell, press Enter on your keyboard. Then click **Write** and **Read** button.


### Flash Memory Map

Displays the flash memory map for the Cyclone V GX FPGA Development Kit.

### The SSRAM Tab

The **SSRAM** tab allows you to read and write SRAM and flash memory on your board. Figure 6–4 shows the **SSRAM** tab.

Figure 6-4. The SSRAM Tab



The following sections describe the controls on the **SSRAM** tab.

#### Read

The **Read** control reads the SRAM on your board. To see the SRAM contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table.

### Write

The **Write** control writes the SRAM on your board. To update the SRAM contents, change values in the table and click **Write**. The application writes the new values to SRAM and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.