



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Transceiver Signal Integrity Development Kit

Stratix V GX Edition User Guide



101 Innovation Drive
San Jose, CA 95134
www.altera.com

UG-01104-1.1



© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Chapter 1. About This Kit

| | |
|---------------------------------|-----|
| Kit Features | 1-1 |
| Hardware | 1-1 |
| Software | 1-1 |
| Quartus II Software | 1-2 |
| Development Kit Installer | 1-2 |

Chapter 2. Getting Started

| | |
|-------------------------|-----|
| Before You Begin | 2-1 |
| Inspect the Board | 2-1 |
| References | 2-1 |

Chapter 3. Software Installation

| | |
|---|-----|
| Installing the Quartus II Subscription Edition Software | 3-1 |
| Licensing Considerations | 3-1 |
| Installing the Development Kit | 3-3 |
| Installing the USB-Blaster Driver | 3-4 |

Chapter 4. Development Board Setup

| | |
|---------------------------------------|-----|
| Setting Up the Board | 4-1 |
| Factory Default Switch Settings | 4-2 |

Chapter 5. Board Update Portal

| | |
|--|-----|
| Connecting to the Board Update Portal Web Page | 5-1 |
| Using the Board Update Portal to Update User Designs | 5-2 |

Chapter 6. Board Test System

| | |
|-------------------------------------|-----|
| Preparing the Board | 6-2 |
| Running the Board Test System | 6-3 |
| Using the Board Test System | 6-3 |
| The Configure Menu | 6-3 |
| The System Info Tab | 6-4 |
| Board Information | 6-4 |
| MAX II Registers | 6-5 |
| JTAG Chain | 6-5 |
| Qsys Memory Map | 6-6 |
| The GPIO Tab | 6-6 |
| Character LCD | 6-6 |
| User DIP Switches | 6-7 |
| User LEDs | 6-7 |
| Push Button Switches | 6-7 |
| The Flash Tab | 6-7 |
| Read | 6-8 |
| Write | 6-8 |
| Random Test | 6-8 |
| CFI Query | 6-8 |
| Increment Test | 6-8 |
| Reset | 6-8 |

| | |
|--|------|
| Erase | 6-8 |
| Flash Memory Map | 6-8 |
| The GXB SMA Tab | 6-9 |
| Status | 6-9 |
| Port | 6-10 |
| PMA Setting | 6-10 |
| Data Type | 6-10 |
| Error Control | 6-11 |
| Loopback | 6-11 |
| GTB MMPX Tab | 6-11 |
| The XFP/SFP+ Tab | 6-11 |
| Status | 6-12 |
| Port | 6-12 |
| PMA Setting | 6-13 |
| Data Type | 6-13 |
| Error Control | 6-13 |
| Loopback | 6-14 |
| The Amphenol Tab | 6-14 |
| Status | 6-15 |
| Port | 6-15 |
| PMA Setting | 6-15 |
| Data Type | 6-15 |
| Error Control | 6-16 |
| Loopback | 6-16 |
| The Molex Tab | 6-17 |
| Status | 6-17 |
| Port | 6-18 |
| PMA Setting | 6-18 |
| Data Type | 6-18 |
| Error Control | 6-19 |
| Loopback | 6-19 |
| Power Monitoring | 6-20 |
| The Clock Control | 6-21 |
| Serial Port Registers | 6-22 |
| fXTAL | 6-22 |
| Target Frequency | 6-22 |
| Reset Si570 | 6-22 |
| Set New Frequency | 6-22 |
| Configuring the FPGA Using the Quartus II Programmer | 6-22 |

Appendix A. Programming the Flash Memory Device

| | |
|--|-----|
| CFI Flash Memory Map | A-1 |
| Preparing Design Files for Flash Programming | A-2 |
| Creating Flash Files Using the Nios II EDS | A-2 |
| Programming Flash Memory Using the Board Update Portal | A-2 |
| Programming Flash Memory Using the Nios II EDS | A-3 |
| Restoring the Flash Device to the Factory Settings | A-4 |
| Restoring the MAX II CPLD to the Factory Settings | A-5 |

Additional Information

| | |
|---------------------------------|--------|
| Document Revision History | Info-1 |
| How to Contact Altera | Info-1 |
| Typographic Conventions | Info-1 |

The Altera® Stratix® V GX Transceiver Signal Integrity Development Kit is a complete design environment that includes both the hardware and software you need to develop Stratix V GX FPGA designs. The one-year license for the Quartus® II software provides everything you need to begin developing custom Stratix V GX FPGA designs. The following list describes what you can accomplish with the kit:

- Evaluate transceiver performance from 600 Mbps up to 12.5 Gbps.
- Generate and check pseudo-random binary sequence (PRBS) patterns.
- Dynamically change differential output voltage (V_{OD}) pre-emphasis, and equalization settings to optimize transceiver performance for your channel.
- Perform jitter analysis.
- Verify physical medium attachment (PMA) compliance to PCI Express®(PCIe®), Gbps Ethernet (GbE), XAUI, CEI-6G, Serial RapidIO®, high-definition serial digital interface (HD-SDI), and other major standards.

Kit Features

This section briefly describes the Transceiver Signal Integrity Development Kit, Stratix V GX Edition contents.

Hardware

The Transceiver Signal Integrity Development Kit, Stratix V GX Edition includes the following hardware:

- Stratix V GX transceiver signal integrity development board—A development platform that allows you to develop and prototype hardware designs running on the Stratix V GX FPGA.

 For detailed information about the board components and interfaces, refer to the *Transceiver Signal Integrity Development Kit Stratix V GX Reference Manual*.


- Power supply and cables—The kit includes the following items:
 - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
 - USB type A to B cable
 - Ethernet cable

Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.


Quartus II Software

Your kit includes a license for the Development Kit Edition (DKE) of the Quartus II software (Windows platform only). For one year, this license entitles you to most of the features of the Subscription Edition (excluding the IP Base Suite).

 After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web edition or purchase a subscription to Quartus II software. For more information, refer to the [Design Software](#) page of the Altera website.

The Quartus II Development Kit Edition (DKE) software includes the following items:

- Quartus II Software—The Quartus II software, including the Qsys system integration tool, provides a comprehensive environment for network on a chip (NoC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
- MegaCore[®] IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
 - Simulate behavior of a MegaCore function within your system.
 - Verify functionality of your design, and quickly and easily evaluate its size and speed.
 - Generate time-limited device programming files for designs that include MegaCore functions.
 - Program a device and verify your design in hardware.


 The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.

 For more information about OpenCore Plus, refer to [AN 320: OpenCore Plus Evaluation of Megafunctions](#).

- Nios[®] II Embedded Design Suite (EDS)—A full-featured set of tools that allows you to develop embedded software for the Nios II processor which you can include in your Altera FPGA designs.

Development Kit Installer

The license-free Transceiver Signal Integrity Development Kit, Stratix V GX Edition, installer includes all the documentation and design examples for the kit.

 For information on the development kit installer, refer to [“Installing the Development Kit” on page 3-3](#).

The remaining chapters in this user guide lead you through the following development board setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the transceiver signal integrity development board
- Configuring the Stratix V GX FPGA
- Running the Board Test System designs

 For complete information about this development board, refer to the *Transceiver Signal Integrity Development Kit Stratix V GX Reference Manual*.

Before You Begin

Before using the kit or installing the software, check the kit contents and inspect the board to verify that you received all of the items listed in “Kit Features” on page 1–1. If any of the items are missing, contact Altera before you proceed.

Inspect the Board

To inspect the board, perform the following steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components are on the board and appear intact.
3. For proper Stratix V GX device cooling, install the heatsink/fan included with the kit using the provided heatsink/fan installation tool.

 For more information about power consumption and thermal modeling, refer to *AN 358: Thermal Management for FPGAs*.

References

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the [Transceiver Signal Integrity Development Kit, Stratix V GX Edition](#) page.
- For the Stratix V GX device documentation, refer to the [Literature: Stratix V Devices](#) page.
- To purchase devices from the eStore, refer to the [Devices](#) page.

- For Stratix V GX OrCAD symbols, refer to the [Capture CIS Symbols](#) page.
- For Nios II 32-bit embedded processor solutions, refer to the [Embedded Processing](#) page.

This chapter explains how to install the following software:

- Quartus II Subscription Edition Software
- Transceiver Signal Integrity Development Kit, Stratix V GX Edition
- USB-Blaster™ driver

Installing the Quartus II Subscription Edition Software

The Quartus II Subscription Edition Software provides the necessary tools used for developing hardware and software for Altera devices. Included in the Quartus II Subscription Edition Software are the Quartus II software, the Nios II EDS, and the MegaCore IP Library. The Quartus II software (including Qsys) and the Nios II EDS are the primary FPGA development tools used to create the reference designs in this kit. To install the Altera development tools, perform the following steps:

1. Download the Quartus II Subscription Edition Software from the [Quartus II Subscription Edition Software](#) page of the Altera website. Alternatively, you can request a DVD from the [Altera IP and Software DVD Request Form](#) page of the Altera website.
2. Follow the on-screen instructions to complete the installation process.



If you have difficulty installing the Quartus II software, refer to [Altera Software Installation and Licensing Manual](#).

Licensing Considerations

Purchasing this kit entitles you to a one-year license for the Development Kit Edition (DKE) of the Quartus II software.



After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus II software. To continue using the Quartus II software, you should download the free Quartus II Web edition or purchase a subscription to Quartus II software.

Before using the Quartus II software, you must activate your license, identify specific users and computers, and obtain and install a license file.

If you already have a licensed version of the subscription edition, you can use that license file with this kit. If not, you need to obtain and install a license file. To begin, go to the [Self Service Licensing Center](#) page of the Altera website, log into or create your myAltera account, and take the following actions:

1. On the [Activate Products](#) page, enter the serial number provided with your development kit in the **License Activation Code** box.



 Your serial number is printed on the development kit box below the bottom bar code. The number is 10 or 11 alphanumeric characters and does not contain hyphens. [Figure 3-1](#) shows *3S150SPXXXX* as an example serial number.

Figure 3-1. Locating Your Serial Number



2. Consult the Activate Products table, to determine how to proceed.
 - a. If the administrator listed for your product is someone other than you, skip the remaining steps and contact your administrator to become a licensed user.
 - b. If the administrator listed for your product is you, proceed to step 3.
 - c. If the administrator listed for your product is *Stocking*, activate the product, making you the administrator, and proceed to step 3.
3. Use the [Create New License](#) page to license your product for a specific user (you) on specific computers. The [Manage Computers](#) and [Manage Users](#) pages allow you to add users and computers not already present in the licensing system.

 To license the Quartus II software, you need your computer's network interface card (NIC) ID, a number that uniquely identifies your computer. On the computer you use to run the Quartus II software, type `ipconfig /all` at a command prompt to determine the NIC ID. Your NIC ID is the 12-digit hexadecimal number on the **Physical Address** line.

4. When licensing is complete, Altera emails a **license.dat** file to you. Store the file on your computer and use the **License Setup** page of the **Options** dialog box in the Quartus_II software to enable the software.

 For complete licensing details, refer to [Altera Software Installation and Licensing Manual](#).

Installing the Development Kit

To install the Transceiver Signal Integrity Development Kit, Stratix V GX Edition, perform the following steps:


1. Download the kit installer from the [Transceiver Signal Integrity Development Kit, Stratix V GX Edition](#) page of the Altera website. Alternatively, you can request a development kit DVD from the [Altera Kit Installations DVD Request Form](#) page of the Altera website.
2. Run the Transceiver Signal Integrity Development Kit, Stratix V GX Edition, installer.
3. Follow the on-screen instructions to complete the installation process.



Be sure that the installation directory you choose is in the same relative location to the Quartus II software installation.

The installation program creates the development kit directory structure shown in [Figure 3-2](#).

Figure 3-2. Installed Development Kit Directory Structure (1)



Note to Figure 3-2:

(1) Early-release versions might have slightly different directory names.

[Table 3-1](#) lists the file directory names and a description of their contents.

Table 3-1. Installed Directory Contents

| Directory Name | Description of Contents |
|---------------------------|--|
| board_design_files | Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design. |
| demos | Contains demonstration applications when available. |
| documents | Contains the development kit documentation. |
| examples | Contains the sample design files for the development kit. |
| factory_recovery | Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents. |

Installing the USB-Blaster Driver

The Stratix V GX transceiver signal integrity development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the USB-Blaster driver on the host computer.

- Installation instructions for the USB-Blaster driver for your operating system are available on the Altera website. On the [Altera Programming Cable Driver Information](#) page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.

The instructions in this chapter explain how to set up the Stratix V GX transceiver signal integrity development board.

Setting Up the Board

To prepare and apply power to the board, perform the following steps:

1. The Stratix V GX transceiver signal integrity development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in [“Factory Default Switch Settings”](#) on page 4-2 to return the board to its factory settings before proceeding.
2. The transceiver signal integrity development board ships with design examples stored in the flash memory device. Verify the Load Selector (J28) is set to the jump pins 2-3 position to load the design stored in the factory portion of flash memory. [Figure 4-1](#) shows the switch location on the Stratix V GX transceiver signal integrity development board. Connect the 120 W, 20 VDC @ 6.32 A power supply (model # LTE120E-SW-3XX) to the DC Power Jack (J1) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage.

3. Set the POWER switch (SW1) to the on position. When power is supplied to the board, Power blue LED (D3) illuminates indicating that the board has power.

The MAX II device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The Load Selector (J28) controls which design to load: When in the jump pins 2-3 position, the PFL loads the design from the factory portion of flash memory. When in the jump pins 1-2 position, the PFL loads the design from the user portion of flash memory.



The kit includes a MAX II design which contains the MAX II PFL megafunction. The design resides in the `<install_dir>\kits\stratixVGX_5sgxea7nf40_si\examples\max2` directory.

When configuration is complete, one of two LEDs illuminate, (D10 for `FACTORY_IMAGE` or D11 for `USER_IMAGE`) signaling that the Stratix V GX device configured successfully. If either configuration fails, the `CONFIG_ERR` LED (D9) illuminates.




For more information about the PFL megafunction, refer to [AN 386: Parallel Flash Loader Megafunction User Guide](#).

Factory Default Switch Settings

This section shows the factory switch settings for the Stratix V GX transceiver signal integrity development board.

Figure 4–1 shows the switch locations and the default position of each switch on the top side of the board.

Figure 4–1. Switch Locations and Default Settings on the Board Top



To restore the switches to their factory default settings, perform the following steps:

1. Set the DIP switch bank (SW2) to match [Table 4–1](#) and [Figure 4–1](#).

Table 4–1. SW2 Dip Switch Settings (Part 1 of 2)

| Switch | Board Label | Function | Default Position |
|--------|----------------------|--|------------------|
| 1 | SW2-1 ⁽¹⁾ | Switch 1 has the following options: <ul style="list-style-type: none"> ■ Open = VCCRT_GXB select at 0.90 V ■ Close = VCCRT_GXB select at 1.0 V | Close |
| 2 | SW2-2 ⁽¹⁾ | Switch 2 has the following options: <ul style="list-style-type: none"> ■ Open = VCCA_GXB select at 2.5 V ■ Close = VCCA_GXB select at 3.0 V | Close |

Table 4–1. SW2 Dip Switch Settings (Part 2 of 2)

| Switch | Board Label | Function | Default Position |
|--------|-------------|---|------------------|
| 3 | SW2-3 | Switch 3 has the following options: <ul style="list-style-type: none"> ■ Open = No function ■ Closed = No function | — |
| 4 | SW2-4 | Switch 4 has the following options: <ul style="list-style-type: none"> ■ Open = No function ■ Closed = No function | — |

Note to: Table 4–1

(1) If the board is powered off and powered on again with SW2-1 and -2 in the open position, the voltage rails VCCRT_GXB and VCCA_GXB will not come up to their proper levels. To ensure that the voltage rails VCCRT_GXB and VCCA_GXB come up to their proper levels, set SW2-1 and -2 to the default closed position at power up. Once the board has power, change the rail voltages as you prefer.

2. For power sequencing, set DIP switch bank (SW3) to match [Table 4–2](#) and [Figure 4–1](#). (For the other power sequence settings, see [Table 4–6](#).)

Table 4–2. SW3 Dip Switch Settings

| Switch | Board Label | Function | Default Position |
|--------|-----------------|---|------------------|
| 1 | SW3-1 VCC | Switch 1 has the following power sequencing options: <ul style="list-style-type: none"> ■ S5GX_VCC is enabled. ■ S5GX_VCC is disabled. | ENABLED |
| 2 | SW3-2 VCCRT_GXB | Switch 2 has the following power sequencing options: <ul style="list-style-type: none"> ■ VCCRT_GXB is enabled. ■ VCCRT_GXB is disabled. | ENABLED |
| 3 | SW3-3 VCCA_GXB | Switch 3 has the following power sequencing options: <ul style="list-style-type: none"> ■ VCCA_GXB is enabled. ■ VCCA_GXB is disabled. | ENABLED |
| 4 | SW3-4 1p5V | Switch 4 has the following power sequencing options: <ul style="list-style-type: none"> ■ 1p5V is enabled. ■ 1p5V is disabled. | ENABLED |

3. Set DIP switch bank (SW4) to match [Table 4-3](#) and [Figure 4-1](#).

Table 4-3. SW4 User Dip Switch Settings

| Switch | Board Label | Function | Default Position |
|--------|-------------|--|------------------|
| 1 | S5_UNLOCK | Switch 1 has the following options: <ul style="list-style-type: none"> ■ Closed = FACTORY command won't be issued. JTAG will be locked out if FPGA is configured on power-up from flash. ■ Open = Unlock the FPGA and allow FACTORY command. JTAG will be available even if FPGA is configured on power-up from flash. | Open |
| 2-8 | DPI6—DPI0 | User defined options. | — |

4. Set DIP switch bank (SW5) to match [Table 4-4](#) and [Figure 4-1](#).

Table 4-4. SW5 Dip Switch Settings

| Switch | Board Label | Function | Default Position |
|--------|-------------|---|------------------|
| 1 | S0 | Determines S5GX_CKL11 frequency. ⁽¹⁾ | 1 |
| 2 | S1 | Determines S5GX_CKL11 frequency. | 0 |
| 3 | SS0 | Determines S5GX_CKL11 spectrum spread. ⁽¹⁾ | 0 |
| 4 | SS1 | Determines S5GX_CKL11 spectrum spread. | 0 |

Note to: Table 4-4

- (1) Truth tables for the SW5 settings:

S1 S0 Frequency

00 25 MHz
01 100 MHz (default)
10 125 MHz
11 200 MHz

SS1 SS0 Spread%

00 center +/- 25%
01 down -0.5%
10 down -0.75%
11 no spread (default)

5. Set DIP switch bank (SW6) to match [Table 4-5](#) and [Figure 4-1](#).

Table 4-5. SW6 Dip Switch Settings (Part 1 of 2)

| Switch | Board Label | Function | Default Position |
|--------|----------------|---|------------------|
| 1 | REFCLK_SEL_U32 | Switch 1 has the following options: <ul style="list-style-type: none"> ■ When set at OSC, enables oscillator input. ■ When set at SMA, enables SMA input. | OSC |
| 2 | REFCLK_SEL_U33 | Switch 2 has the following options: <ul style="list-style-type: none"> ■ When set at OSC, enables oscillator input. ■ When set at SMA, enables SMA input. | OSC |

Table 4–5. SW6 Dip Switch Settings (Part 2 of 2)

| Switch | Board Label | Function | Default Position |
|--------|----------------|--|------------------|
| 3 | REFCLK_SEL_U34 | Switch 3 has the following options: <ul style="list-style-type: none"> ■ When set at OSC, enables oscillator input. ■ When set at SMA, enables SMA input. | OSC |
| 4 | REFCLK_SEL_U35 | Switch 4 has the following options: <ul style="list-style-type: none"> ■ When set at OSC, enables oscillator input. ■ When set at SMA, enables SMA input. | OSC |

6. For power sequencing, set DIP switch bank (SW7) to match [Table 4–6](#) and [Figure 4–1](#). (For the other power sequence settings, see [Table 4–2](#).)

Table 4–6. SW7 Dip Switch Settings

| Switch | Board Label | Function | Default Position |
|--------|----------------|---|------------------|
| 1 | SW7-1 2p5V | Switch 1 has the following power sequencing options: <ul style="list-style-type: none"> ■ 2p5V is enabled. ■ 2p5V is disabled. | ENABLED |
| 2 | SW7-2 VCCR_GTB | Switch 2 has the following power sequencing options: <ul style="list-style-type: none"> ■ VCCR_GTB is enabled. ■ VCCR_GTB is disabled. | ENABLED |
| 3 | SW7-3 VCCT_GTB | Switch 3 has the following power sequencing options: <ul style="list-style-type: none"> ■ VCCT_GTB is enabled. ■ VCCT_GTB is disabled. | ENABLED |
| 4 | SW7-4 VCCL_GTB | Switch 4 has the following power sequencing options: <ul style="list-style-type: none"> ■ VCCL_GTB is enabled. ■ VCCL_GTB is disabled. | ENABLED |

7. Set DIP switch bank (S7) to match [Table 4–7](#) and [Figure 4–1](#).

Table 4–7. S7 Dip Switch Settings (Part 1 of 2)

| Switch | Board Label | Function | Default Position |
|--------|-------------|---|------------------|
| 1 | MSELO | Switch 1 has the following options: <ul style="list-style-type: none"> ■ Logic 0. ■ Logic 1. | 0 |
| 2 | MSEL1 | Switch 2 has the following options: <ul style="list-style-type: none"> ■ Logic 0. ■ Logic 1. | 0 |

Table 4-7. S7 Dip Switch Settings (Part 2 of 2)

| Switch | Board Label | Function | Default Position |
|--------|-------------|--|------------------|
| 3 | MSEL2 | Switch 3 has the following options: <ul style="list-style-type: none"> ■ Logic 0. ■ Logic 1. | 1 |
| 4 | MSEL3 | Switch 4 has the following options: <ul style="list-style-type: none"> ■ Logic 0. ■ Logic 1. | 0 |
| 5 | MSEL4 | Switch 5 has the following options: <ul style="list-style-type: none"> ■ Logic 0. ■ Logic 1. | 1 |
| 6 | MAX BYPASS | Switch 6 has the following options: <ul style="list-style-type: none"> ■ Logic 0. Includes the MAX II device in the JTAG chain. ■ Logic 1. Removes the MAX II device in the JTAG chain. | 0 |

8. Set jumper blocks (J26, J28) to match [Table 4-8](#) and [Figure 4-1](#).

Table 4-8. Jumper Settings


| Board Reference | Description | Shunt Position |
|-----------------|--|----------------|
| J26 | Fan select — Pins 1-2 select auto operation. | Installed |
| J26 | Fan select — Pins 2-3 select fan on. | Not installed |
| J28 | PGMSEL (logic 1) — Pins 1-2 select user-defined image. | Not Installed |
| J28 | PGMSEL (logic 0) — Pins 2-3 select factory image. | Installed |



For more information about the FPGA board settings, refer to the *Transceiver Signal Integrity Development Kit Stratix V GX Reference Manual*.

The Transceiver Signal Integrity Development Kit, Stratix V GX Edition, ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.


When you power up the board with the Load Selector (J28) in the factory position (jump pins 2-3), the Stratix V GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user portion of flash memory, and provides links to useful information on the Altera website, including kit-specific links and design resources.

 After successfully updating the user flash memory, you can load the user design from flash memory into the FPGA. To do so, set the Load Selector (J28) to the user position (jump pins 1-2) and power cycle the board.

The source code for the Board Update Portal design resides in the `<install dir>\kits\stratixVGX_5sgxea7nf40_si\examples` directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to [“Restoring the Flash Device to the Factory Settings”](#) on page A-4 to restore the board with its original factory contents.

Connecting to the Board Update Portal Web Page


This section provides instructions to connect to the Board Update Portal web page.


 Before you proceed, ensure that you have the following:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform these steps:

1. With the board powered down, set the Load Selector (J28) to the factory position (jump pins 2-3).
2. Attach the Ethernet cable from the board to your LAN.
3. Power up the board. The board connects to the LAN's gateway router, and obtains an IP address. The LCD on the board displays the IP address.
4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.

 You can click **Transceiver Signal Integrity Development Kit, Stratix V GX Edition** on the Board Update Portal web page to access the kit's home page for documentation updates and additional new designs.

 You can also navigate directly to the **Transceiver Signal Integrity Development Kit, Stratix V GX Edition** page of the Altera website to determine if you have the latest kit software.


Using the Board Update Portal to Update User Designs

The Board Update Portal allows you to write new designs to the user portion of flash memory. Designs must be in the Nios II Flash Programmer File (**.flash**) format.

 Design files available from the **Transceiver Signal Integrity Development Kit, Stratix V GX Edition** page include **.flash** files. You can also create **.flash** files from your own custom design. Refer to **“Preparing Design Files for Flash Programming”** on page A-2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform the following steps:


1. Perform the steps in **“Connecting to the Board Update Portal Web Page”** to access the Board Update Portal web page.
2. In the **Hardware File Name** field specify the **.flash** file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the **Software File Name** field; otherwise, leave the **Software File Name** field blank.
3. Click **Upload**. The progress bar indicates the percent complete. The file takes about 20 seconds to upload.
4. To configure the FPGA with the new design after the flash memory upload process is complete, set the Load Selector (J28) to the user position (jump pins 1-2), and power cycle the board.

 As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in **“Restoring the Flash Device to the Factory Settings”** on page A-4.

The kit includes a design example and an application called the Board Test System to test the functionality of the Stratix V GX transceiver signal integrity development board. The application provides an easy-to-use interface to alter functional settings and observe the results. You can use the application to test board components, modify functional parameters, observe performance, and measure power usage. (While using the application, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.) The application is also useful as a reference for designing systems. To install the application, follow the steps in [“Installing the Development Kit”](#) on page 3–3.


The Board Test System communicates over the JTAG bus to a test design running in the Stratix V GX device. [Figure 6–1](#) shows the initial GUI for a board that is in the factory configuration.

Figure 6–1. Board Test System Graphical User Interface



Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.


After successful FPGA configuration, the appropriate tab appears and allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

 The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

Preparing the Board

With the power to the board off, following these steps:

1. Connect the USB cable to the board.

 If you connect an external USB-Blaster download cable and power cycle the board, the on-board Blaster is disconnected and the S5_UNLOCK function (Table 4-3 on page 4-4) does not allow JTAG access to the FPGA. To successfully use the USB-Blaster cable, disconnect it before power cycling the board. After you power cycled the board, then reconnect the USB-Blaster cable.

2. Ensure that the development board DIP switches are set to the default positions as shown in the “Factory Default Switch Settings” section starting on page 4-2.
3. Install a jumper at the user position (jump pins 1-2) of the Load Selector (J28) jumper block.

 For more information about the board’s DIP switch and jumper settings, refer to the *Transceiver Signal Integrity Development Kit Stratix V GX Reference Manual*.

4. Turn on the power to the board. The board loads the design stored in the user portion of flash memory into the FPGA. If your board is still in the factory configuration, or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design loads the GPIO,SRAM, and flash memory tests.




To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

Running the Board Test System

To run the application, navigate to the `<install_dir>\kits\stratixVGX_5sgxea7nf40_si\examples\board_test_system` directory and run the `BoardTestSystem.exe` application.

 In Windows, click **Start > All Programs > Altera > Transceiver Signal Integrity Development Kit, Stratix V GX Edition <version> > Board Test System** to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Stratix V GX transceiver signal integrity development board's flash memory ships preconfigured with the design that corresponds to the GPIO and Flash tabs.

 If you power up your board with the Load Selector (J28) in the factory position (jump pins 2-3), or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design. Refer to [“The Configure Menu”](#) for information about configuring your board.


Using the Board Test System

This section describes each control in the Board Test System application.

The Configure Menu

Use the Configure menu ([Figure 6-2](#)) to select the design you want to use. Each design example tests different functionality that corresponds to one or more application tabs.

Figure 6-2. The Configure Menu



To configure the FPGA with a test system design, perform the following steps:

1. On the Configure menu, click the configure command that corresponds to the functionality you wish to test.
2. In the dialog box that appears, click **Configure** to download the corresponding design's SRAM Object File (`.sof`) to the FPGA. The download process usually takes less than a minute.



Ensure that the version of Quartus II software set in the `$QUARTUS_ROOTDIR` environment variable matches the version of files you have installed (not required for service packs). For example, the Development Kit Installer version 11.1.2 requires that the Quartus II software version 11.0 or 11.1 to be installed. You can set this variable by starting the required 32-bit Quartus II software version.

3. When configuration finishes, close the Quartus II Programmer, if open. The design begins running in the FPGA. The corresponding GUI application tabs that interface with the design are now enabled.

The System Info Tab

The **System Info** tab shows information about the board's current configuration. [Figure 6-1 on page 6-1](#) shows the **System Info** tab. The tab displays the contents of the MAX II registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **System Info** tab.

Board Information

The **Board information** control displays static information about your board.

- **Board Name**—Indicates the official name of the board, given by the Board Test System.
- **Board P/N**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System used to production test the board.
- **MAX II ver**—Indicates the version of MAX II code currently running on the board. The MAX II code resides in the `<install dir>\kits\stratixVGX_5sgxea7nf40_si\examples` directory. Newer revisions of this code might be available on the [Transceiver Signal Integrity Development Kit, Stratix V GX Edition](#) page of the Altera website.
- **MAC**—Indicates the MAC address of the board.


MAX II Registers

The **MAX II registers** control allows you to view and change the current MAX II register values as described in [Table 6-1](#). Changes to the register values with the GUI take effect immediately.

Table 6-1. MAX II Registers


| Register Name | Read/Write Capability | Description |
|----------------------------|-----------------------|---|
| System Reset (SRST) | Write only | Set to 0 to initiate an FPGA reconfiguration. |
| Page Select Override (PSO) | Read / Write | When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration. |
| Page Select Switch (PSS) | Read only | Holds the current value of jumper J28 PGMSSEL: 1 = user image 2 = factory image. |
| Page Select Register (PSR) | Read / Write | Determines which of the up to eight (0-7) pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured. |

- **SRST**—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX II register values. Refer to [Table 6-1](#) for more information.
- **PSO**—Sets the MAX II PSO register. The following options are available:
 - **Use PSR**—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
 - **Use PSS**—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.
- **PSR**—Sets the MAX II PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to [Table 6-1](#) for more information.
- **PSS**—Displays the MAX II PSS register value. Refer to [Table 6-1](#) for the list of available options.

 Because the **System Info** tab requires that a specific design is running in the FPGA at a specific clock speed, writing a 0 to SRST or changing the PSO value can cause the Board Test System to stop running.

JTAG Chain

The **JTAG chain** control shows all the devices currently in the JTAG chain. The Stratix V GX device is always the first device in the chain.

 When set to 0, switch S7.6 (MAX BYPASS) includes the MAX II device in the JTAG chain; when set to 1, the MAX II device is removed from the JTAG chain.