

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Intel® Stratix® 10 Device Datasheet





# **Contents**

el® Stratix® 10 Device Datasheet	3
Electrical Characteristics	
Operating Conditions	∠
Switching Characteristics	24
L-Tile Transceiver Performance Specifications	25
H-Tile Transceiver Performance Specifications	32
E-Tile Transceiver Performance Specifications	
Core Performance Specifications	42
Periphery Performance Specifications	50
HPS Performance Specifications - Preliminary	60
Configuration Specifications	
General Configuration Timing Specifications	90
POR Specifications	90
External Configuration Clock Source Requirements	
JTAG Configuration Timing	91
AS Configuration Timing	92
Avalon-ST Configuration Timing	
SD/MMC Configuration Timing	95
Configuration Bit Stream Sizes	96
Maximum Configuration Time Estimation	97
I/O Timing	
Programmable IOE delay	
Glossary	
Document Revision History for the Intel Stratix 10 Device Datasheet	



## Intel® Stratix® 10 Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for  $Intel^{\$}$  Stratix $^{\$}$  10 devices.

Table 1. Intel Stratix 10 Device Grades and Speed Grades Supported

Device Grade	Speed Grade Supported
Extended	-E1V (fastest)
	• -E2V
	• -E2L
	• -E3V
	• -E3X
Industrial	• -I1V
	• -I2V
	• -I2L
	• -I3V
	• -I3X

The suffix after the speed grade denotes the power options offered in Intel Stratix 10 devices.

- V—SmartVID with standard static power
- L—0.85 V fixed voltage with low static power
- X-0.80 V fixed voltage with lowest static power

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



#### **Table 2.** Data Status for Intel Stratix 10 Devices

Variant	Data Status
Intel Stratix 10 GX (L-Tile)	Final
Intel Stratix 10 GX (H-Tile and E-Tile)	Preliminary
Intel Stratix 10 SX	Preliminary
Intel Stratix 10 TX	Preliminary
Intel Stratix 10 MX	Preliminary

## **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Intel Stratix 10 devices.

## **Operating Conditions**

Intel Stratix 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel Stratix 10 devices, you must consider the operating requirements described in this section.

## **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Intel Stratix 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

#### Caution:

Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

## Table 3. Absolute Maximum Ratings for Intel Stratix 10 Devices—Preliminary

Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage power supply	_	-0.50	1.26	V
V <sub>CCP</sub>	Periphery circuitry and transceiver fabric interface power supply	_	-0.50	1.26	V
V <sub>CCERAM</sub> Embedded memory and digital transceiver power supply		_	-0.50	1.24	V
					continued

#### Intel® Stratix® 10 Device Datasheet

#### S10-DATASHEET | 2018.07.13



Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CCPT</sub>	Power supply for programmable power technology and I/O pre-driver	_	-0.50	2.46	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	_	-0.50	2.46	V
V <sub>CCIO_SDM</sub>	Configuration pins power supply	_	-0.50	2.19	V
V <sub>CCIO</sub>	I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O (1)	-0.50	2.19	V
V <sub>CCA_PLL</sub>	Phase-locked loop (PLL) analog power supply	_	-0.50	2.46	V
V <sub>CCT_GXB</sub>	Transmitter analog power supply	_	-0.50	1.47	V
V <sub>CCR_GXB</sub>	Receiver analog power supply	_	-0.50	1.47	V
V <sub>CCH_GXB</sub>	Transmitter output buffer power supply	_	-0.50	2.46	V
V <sub>CCL_HPS</sub>	HPS core voltage and periphery circuitry power supply	_	-0.50	1.30	V
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	LVDS I/O (1)	-0.50	2.19	V
V <sub>CCPLL_HPS</sub>	HPS PLL power supply	_	-0.50	2.46	V
VI	DC input voltage	3 V I/O	-0.30	3.80	V
		LVDS I/O	-0.30	2.19	V
I <sub>OUT</sub>	DC output current per pin	_	-15 (2)(3)(4)(5) (6)	15	mA
T <sub>3</sub>	Operating junction temperature	_	-55	125	°C
T <sub>STG</sub>	Storage temperature (no bias)	_	-55	150	°C

<sup>(1)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.

- (4) Voltage level must not exceed 1.89 V.
- (5) Applies to all I/O standards and settings supported by LVDS I/O banks, including single-ended and differential I/Os.

<sup>(2)</sup> The maximum current allowed through any LVDS I/O bank pin when the device is not turned on or during power-up/power-down conditions is 10 mA.

<sup>(3)</sup> Total current per LVDS I/O bank must not exceed 100 mA.



#### **Related Information**

- Power Sequencing Considerations for Intel Stratix 10 Devices, Intel Stratix 10 Power Management User Guide Provides the power sequencing requirements for Intel Stratix 10 devices.

### **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -1.1 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, when using  $V_{CCIO} = 1.8$  V, a signal that overshoots to 2.44 V for LVDS I/O can only be at 2.44 V for  $\sim 6\%$  over the lifetime of the device.

## Table 4. Maximum Allowed Overshoot During Transitions for Intel Stratix 10 Devices (for LVDS I/O)—Preliminary

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The LVDS I/O values are applicable to the VREFP\_ADC and VREFN\_ADC I/O pins.

Symbol	Description	LVDS I/O (V) (7)	Overshoot Duration as % at T <sub>J</sub> = 100°C	Unit				
Vi (AC)	AC input voltage	V <sub>CCIO</sub> + 0.30	100	%				
		V <sub>CCIO</sub> + 0.35	60	%				
		V <sub>CCIO</sub> + 0.40	30	%				
		V <sub>CCIO</sub> + 0.45	20	%				
	continued							

<sup>(6)</sup> Applies only to LVDS I/O banks. 3 V I/O banks are not covered under this specification and must be implemented as per the power sequencing requirement. For more details, refer to AN 692: Power Sequencing Considerations for Intel Cyclone® 10 GX, Intel Arria® 10, and Intel Stratix 10 Devices and Intel Stratix 10 Power Management User Guide.

<sup>(7)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



Symbol	Description	LVDS I/O (V) (7)	Overshoot Duration as % at T <sub>J</sub> = 100°C	Unit
		V <sub>CCIO</sub> + 0.50	10	%
		V <sub>CCIO</sub> + 0.55	6	%
		> V <sub>CCIO</sub> + 0.55	No overshoot allowed	%

## Table 5. Maximum Allowed Overshoot During Transitions for Intel Stratix 10 Devices (for 3 V I/O)—Preliminary

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.


Symbol	Description	3 V I/O (V)	Overshoot Duration as % at T <sub>J</sub> = 100°C	Unit
Vi (AC)	AC input voltage	V <sub>CCIO</sub> + 0.65	100	%
		V <sub>CCIO</sub> + 0.70	42	%
		V <sub>CCIO</sub> + 0.75	18	%
		V <sub>CCIO</sub> + 0.80	9	%
		V <sub>CCIO</sub> + 0.85	4	%
		> V <sub>CCIO</sub> + 0.85	No overshoot allowed	%

For an overshoot of 2.5 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period. Percentage of high time is calculated as ([delta T]/T)  $\times$  100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal.

<sup>(7)</sup> The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



Figure 1. Intel Stratix 10 Devices Overshoot Duration



## **Recommended Operating Conditions**

This section lists the functional operation limits for the AC and DC parameters for Intel Stratix 10 devices.



## **Recommended Operating Conditions**

#### Table 6. Recommended Operating Conditions for Intel Stratix 10 Devices—Preliminary

This table lists the steady-state voltage values expected for Intel Stratix 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
V <sub>CC</sub>	Core voltage power supply	-E1V, -I1V, -E2V, -I2V, -E3V, -I3V <sup>(9)</sup>	(Typical) – 30 mV	0.8 - 0.94	(Typical) + 30 mV	V
		-E2L, -I2L	0.82	0.85	0.88	V
		-E3X, -I3X	0.77	0.8	0.83	V
Periphery circuitry and transceiver interface power supply	Periphery circuitry and transceiver fabric interface power supply	-E1V, -I1V, -E2V, -I2V, -E3V, -I3V <sup>(9)</sup>	(Typical) – 30 mV	0.8 - 0.94	(Typical) + 30 mV	V
		-E2L, -I2L	0.82	0.85	0.88	V
		-E3X, -I3X	0.77	0.8	0.83	V
V <sub>CCIO_SDM</sub>	Configuration pins power supply	1.8 V	1.71	1.8	1.89	V
V <sub>CCPLLDIG_SDM</sub>	Secure Device Manager (SDM) block PLL digital power supply	_	0.87	0.9	0.93	V
V <sub>CCPLL_SDM</sub>	SDM block PLL analog power supply	_	1.71	1.8	1.89	V
V <sub>CCFUSEWR_SDM</sub>	Fuse block writing power supply	_	2.35	2.4	2.45	V
V <sub>CCADC</sub>	ADC voltage sensor power supply	_	1.71	1.8	1.89	V
V <sub>CCERAM</sub>	Embedded memory and digital transceiver power supply	0.9 V	0.87	0.9	0.93	V
V <sub>CCBAT</sub> (10)	Battery back-up power supply (For design security volatile key register)	_	1.2	_	1.8	V
	<b>'</b>					continued.

<sup>(8)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise. Refer to power distribution network (PDN) tool for PCB power distribution network design.

<sup>(9)</sup> SmartVID graded devices require the use of a configurable voltage regulator or system controller to receive the device's settings through the Power Management Bus (PMBus<sup>™</sup>) or Pulse-Width Modulation (PWM) interface for proper performance.



Symbol	Description	Condition	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
V <sub>CCPT</sub>	Power supply for programmable power technology and I/O pre-driver	1.8 V	1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCIO_UIB</sub>	Power supply for the Universal Interface Bus between the core and embedded HBM2 memory	1.2 V	1.17	1.2	1.23	V
V <sub>CCM_WORD</sub>	Power supply for the embedded HBM2 memory	_	2.4	2.5	2.6	V
V <sub>CCA_PLL</sub>	PLL analog voltage regulator power supply	_	1.71	1.8	1.89	V
V <sub>REFP_ADC</sub>	Precision voltage reference for voltage sensor	_	1.2475	1.25	1.2525	V
V <sub>I</sub> (11)(12)	DC input voltage	3 V I/O	-0.3	_	3.6	V
		LVDS I/O	-0.3	_	2.19	V
Vo	Output voltage	_	0	_	V <sub>CCIO</sub>	V
			,			continued

<sup>(8)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise. Refer to power distribution network (PDN) tool for PCB power distribution network design.

<sup>(10)</sup> If you do not use the design security feature in Intel Stratix 10 devices, connect  $V_{CCBAT}$  to a 1.8 V power supply. Intel Stratix 10 power-on reset (POR) circuitry monitors  $V_{CCBAT}$ .

 $<sup>^{(11)}</sup>$  The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.

<sup>(12)</sup> This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.

#### Intel® Stratix® 10 Device Datasheet

#### S10-DATASHEET | 2018.07.13



Symbol	Description	Condition	Minimum (8)	Typical	Maximum (8)	Unit
T <sub>J</sub>	Operating junction temperature	Extended	0	_	100	°C
		Industrial	-40	_	100	°C
t <sub>RAMP</sub> (13)(14)(15)(16)	Power supply ramp time	Standard POR	200 µs	_	100 ms	_

<sup>(8)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise. Refer to power distribution network (PDN) tool for PCB power distribution network design.

<sup>(13)</sup> This is also applicable to HPS power supply. For HPS power supply, refer to  $t_{RAMP}$  specifications for standard POR when HPS\_PORSEL = 0 and  $t_{RAMP}$  specifications for fast POR when HPS\_PORSEL = 1.

 $t_{RAMP}$  is the ramp time of each individual power supply, not the ramp time of all combined power supplies.

<sup>(15)</sup> To support AS fast mode, all power supplies to the Intel Stratix 10 device must be fully ramped-up within 10 ms to the recommended operating conditions.

<sup>(16)</sup> To support AS normal mode, V<sub>CCIO\_SDM</sub> of the Intel Stratix 10 device must be fully ramped-up within 10 ms to the recommended operating condition.



### **Transceiver Power Supply Operating Conditions**

Table 7. Transceiver Power Supply Operating Conditions for Intel Stratix 10 GX/SX L-Tile Devices in a Non-Bonded Configuration

Symbol	Description	Datarate	Minimum	Typical	Maximum	Unit
$V_{CCT\_GXB[L,R]}$ and $V_{CCR\_GXB[L,R]}$	Chip-to-chip	1.0 Gbps to 26.6 Gbps <sup>(18)</sup>	1.1	1.12	1.14	V
		1.0 Gbps to 17.4 Gbps <sup>(18)</sup>	1.0	1.03 (20)	1.06	V
	Backplane (21)	1.0 Gbps to 12.5 Gbps (18)	1.0	1.03 (22), (20)	1.06	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power	_	1.750	1.8	1.850	V

<sup>(17)</sup> Chip-to-chip refers to transceiver links that are short reach and do not require advanced equalization such as decision feedback equalization (DFE).

<sup>(18)</sup> Stratix 10 transceivers can support data rates below 1.0 Gbps through over sampling.

Bonded channels operating at datarates above 16.0 Gbps require 1.12 V  $\pm 20$  mV at the pin. For channels that are placed on the same tile as the channels that require 1.12 V  $\pm 20$  mV,  $V_{CCR\_GXB}$  and  $V_{CCT\_GXB} = 1.12$  V  $\pm 20$  mV.

For a 1.03-V typical voltage, the maximum/minimum should be  $\pm$  30 mV; hence,  $V_{MAX} = 1.06$  V. However, when these channels share the power supply with channels requiring a 1.12-V typical voltage, these channels should increase typical voltage to 1.12 V, with a maximum/minimum  $\pm$  20 mV; hence  $V_{MAX} = 1.14$  V.

<sup>(21)</sup> Backplane applications refer to ones which require advanced equalization, such as DFE enabled, to compensate for channel loss.

<sup>(22)</sup> Refer to the Intel Quartus® Prime Pro Edition software for the typical nominal value.



# Table 8. Transceiver Power Supply Operating Conditions for Intel Stratix 10 GX/SX L-Tile Devices in a Bonded Configuration

Symbol	Description	Datarate	Minimum	Typical	Maximum	Unit
	Chip-to- chip (17)	1.0 Gbps to 16.0 Gbps (18)	1.0	1.03 (20)	1.06	V
		> 16.0 Gbps to 17.4 Gbps (18) (19)	1.1	1.12	1.14	V
	Backplane (21)	1.0 Gbps to 12.5 Gbps (18)	1.0	1.03 (22), (20)	1.06	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power	_	1.750	1.8	1.850	V

## Table 9. Transceiver Power Supply Operating Conditions for Intel Stratix 10 H-Tile Devices in a Non-Bonded Configuration

Symbol	Description	Datarate	Minimum	Typical	Maximum	Unit
V <sub>CCT_GXB[L,R]</sub> and Chip-to-chip (17)and Chip (18)and Chip (18)		1.0 Gbps to 28.3 Gbps (GXT) <sup>(18)</sup>	1.1	1.12	1.14	٧
	Backplane (21)	1.0 Gbps to 17.4 Gbps (GX) <sup>(18)</sup>	1.01	1.03 (20)	1.06	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power	_	1.750	1.8	1.850	V

## Table 10. Transceiver Power Supply Operating Conditions for Intel Stratix 10 H-Tile Devices in a Bonded Configuration

Symbol	Description	Datarate	Minimum	Typical	Maximum	Unit
$\begin{array}{c} V_{CCT\_GXB[L,R]} \text{ and } \\ V_{CCR\_GXB[L,R]} \end{array} \qquad \begin{array}{c} \text{Chip-to-chip } ^{(17)} \text{ and } \\ \text{Backplane } ^{(21)} \end{array}$	Chip-to-	1.0 Gbps to 16.0 Gbps (18)	1.01	1.03 (20)	1.06	٧
	Backplane (21)	> 16.0 Gbps to 17.4 Gbps (18)	1.1	1.12	1.14	٧
		> 17.4 Gbps to 28.3 Gbps (18)	1.10	1.12	1.14	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power	-	1.750	1.8	1.850	V



Note:

Most VCCR\_GXB and VCCT\_GXB pins associated with unused transceiver channels can be grounded on a per-tile basis to minimize power consumption. Refer to the *Intel Stratix 10 Device Family Pin Connection Guidelines* and the Intel Quartus Prime pin report for information about pinning out the package to minimize power consumption for your specific design.

Table 11. Transceiver Power Supply Operating Conditions for Intel Stratix 10 TX/MX E-Tile Devices—Preliminary

Symbol	Description	Minimum <sup>(23)</sup>	Typical	Maximum <sup>(23)</sup>	Unit
V <sub>CCERT</sub>	Transceiver power supply	0.87	0.9	0.93	V
V <sub>CCERT_PLL</sub>	Transceiver PLL power supply	0.87	0.9	0.93	V
V <sub>CCEHT</sub>	Analog power supply (23)	1.067	1.1	1.133	V
V <sub>CCL</sub>	Periphery circuitry power supply	0.725	0.75	0.775	V
V <sub>CCN2P5V_IO</sub>	LVPECL REFCLK power supply	2.375	2.5	2.625	V
V <sub>CCR</sub>	Transceiver high voltage power supply	1.71	1.8	1.89	V

#### **Related Information**

Intel Stratix 10 Device Family Pin Connection Guidelines

## **HPS Power Supply Operating Conditions**

## Table 12. HPS Power Supply Operating Conditions for Intel Stratix 10 Devices—Preliminary

This table lists the steady-state voltage and current values expected for Intel Stratix 10 system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Intel Stratix 10 Devices table for the steady-state voltage values expected from the FPGA portion of the Intel Stratix 10 SoC devices.

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V <sub>CCL_HPS</sub>	HPS core voltage and periphery circuitry power	-E2L, -I2L, -E3X, -I3X	0.87	0.9	0.93	V
	supply		0.91	0.94	0.97	V
						continued

<sup>(23)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
		-E1V, -I1V, -E2V, -I2V, -E3V, -I3V <sup>(24)</sup>	0.77 - 0.91	0.8 - 0.94	0.83 - 0.97	V
V <sub>CCPLLDIG_HPS</sub>	HPS PLL digital power supply	-E2L, -I2L, -E3X, -I3X	0.87	0.9	0.93	V
			0.91	0.94	0.97	V
		-E1V, -I1V, -E2V, -I2V, -E3V, -I3V <sup>(24)</sup>	0.77 - 0.91	0.8 - 0.94	0.83 - 0.97	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog power supply	1.8 V	1.71	1.8	1.89	V
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	1.8 V	1.71	1.8	1.89	V

#### **Related Information**

- Recommended Operating Conditions on page 9
   Provides the steady-state voltage values for the FPGA portion of the device.
- HPS Clock Performance Preliminary on page 60

#### **DC Characteristics**

## **Supply Current and Power Consumption**

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

<sup>(24)</sup> SmartVID graded devices require the use of a configurable voltage regulator or system controller to receive the device's settings through PMBUS or PWM for proper performance.



## I/O Pin Leakage Current

Table 13. I/O Pin Leakage Current for Intel Stratix 10 Devices—Preliminary

Symbol	Description	Condition	Min	Max	Unit
II	Input pin	V <sub>I</sub> = 0 V to V <sub>CCIOMAX</sub>	-80	80	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	V <sub>O</sub> = 0 V to V <sub>CCIOMAX</sub>	-80	80	μΑ

## **Bus Hold Specifications**

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 14. Bus Hold Parameters for Intel Stratix 10 Devices—Preliminary

Parameter	Symbol	Condition					V <sub>CCI</sub>	<sub>o</sub> (V)					Unit
			1.	.2	1.	5	1.	.8	2.	.5	3.	.0	1
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	1
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max)	8	_	12	_	30	_	60	_	70	_	μА
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min)	-8	_	-12	_	-30	_	-60	_	-70	_	μА
Bus-hold, low, overdrive current	I <sub>ODL</sub>	0 V < V <sub>IN</sub> <	_	125	_	175	_	200	_	300	_	500	μА
Bus-hold, high, overdrive current	I <sub>ODH</sub>	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-125	_	-175	_	-200	-	-300	_	-500	μA
Bus-hold trip point	V <sub>TRIP</sub>	_	0.3	0.9	0.38	1.13	0.68	1.07	0.7	1.7	0.8	2	V

## **OCT Calibration Accuracy Specifications**

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.



## Table 15. OCT Calibration Accuracy Specifications for Intel Stratix 10 Devices—Preliminary

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Ca	libration Accura	су	Unit
			-E1, -I1	-E2, -I2	-E3, -I3	
$34$ - $\Omega$ , $48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , $120$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>	Internal series termination with calibration $(34-\Omega,48-\Omega,60-\Omega,80-\Omega,120-\Omega,$ and $240-\Omega$ setting)	V <sub>CCIO</sub> = 1.2	±15	±15	±15	%
34- $\Omega$ and 40- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
25- $\Omega$ and 50- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ and 50- $\Omega$ setting)	V <sub>CCIO</sub> = 1.8, 1.5, 1.2	±15	±15	±15	%
34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , 120- $\Omega$ , and 240- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , 120- $\Omega$ , and 240- $\Omega$ setting)	POD12 I/O standard, V <sub>CCIO</sub> = 1.2	±15	±15	±15	%
48- $\Omega$ , 50- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (48- $\Omega$ , 50- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.2	-10 to +60	-10 to +60	-10 to +60	%
48-Ω, 60-Ω, and 120-Ω $R_T$	Internal parallel termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.25	-10 to +70	-10 to +70	-10 to +70	%
48-Ω, 60-Ω, and 120-Ω $R_T$	Internal parallel termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.35	-10 to +65	-10 to +65	-10 to +65	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 1.8	-10 to +50	-10 to +50	-10 to +50	%



## **OCT Without Calibration Resistance Tolerance Specifications**

## Table 16. OCT Without Calibration Resistance Tolerance Specifications for Intel Stratix 10 Devices—Preliminary

This table lists the Intel Stratix 10 OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	I/O Buffer	Condition (V)	Res	sistance Tolera	nce	Unit
		Туре		-E1, -I1	-E2, -I2	-E3, -I3	
25- $\Omega$ and 50- $\Omega$ R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ and 50- $\Omega$ setting)	3 V I/O	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	-40 to +30	±40	±40	%
25- $\Omega$ and 50- $\Omega$ R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ and 50- $\Omega$ setting)	LVDS I/O	V <sub>CCIO</sub> = 1.8, 1.5, 1.2	-20 to +35	-20 to +35	-20 to +35	%
34- $\Omega$ and 40- $\Omega$ R <sub>S</sub>	Internal series termination without calibration (34- $\Omega$ and 40- $\Omega$ setting)	LVDS I/O	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	-20 to +35	-20 to +35	-20 to +35	%
48-Ω, 60-Ω, 80-Ω, and 240-Ω $R_S$	Internal series termination without calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	LVDS I/O	V <sub>CCIO</sub> = 1.2	-20 to +35	-20 to +35	-20 to +35	%
100-Ω R <sub>D</sub>	Internal differential termination (100- $\Omega$ setting)	LVDS I/O	V <sub>CCIO</sub> = 1.8	±25	±35	±40	%

## **Pin Capacitance**

## **Table 17.** Pin Capacitance for Intel Stratix 10 Devices

Symbol	Description	Maximum	Unit
C <sub>IO_COLUMN</sub>	Input capacitance on column I/O pins	3.5	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output/feedback pins	3.5	pF

## **Internal Weak Pull-Up Resistor**

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up. For SDM and HPS, the configuration I/O and peripheral I/O are supported with weak pull-up and weak pull-down options.



Table 18. Internal Weak Pull-Up Resistor Values for Intel Stratix 10 Devices—Preliminary

Symbol	Description	Condition (V)	Nominal Value	Resistance Tolerance	Unit
	Value of the I/O pin pull-up resistor before and during	V <sub>CCIO</sub> = 3.0 ±5%	25	±25%	kΩ
	configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V <sub>CCIO</sub> = 2.5 ±5%	25	±25%	kΩ
		V <sub>CCIO</sub> = 1.8 ±5%	25	±25%	kΩ
		V <sub>CCIO</sub> = 1.5 ±5%	25	±25%	kΩ
		V <sub>CCIO</sub> = 1.35 ±5%	25	±25%	kΩ
		V <sub>CCIO</sub> = 1.25 ±5%	25	±25%	kΩ
		V <sub>CCIO</sub> = 1.2 ±5%	25	±25%	kΩ

#### **Related Information**

Intel Stratix 10 Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

## **I/O Standard Specifications**

Tables in this section list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Intel Stratix 10 devices.

For minimum voltage values, use the minimum  $V_{CCIO}$  values. For maximum voltage values, use the maximum  $V_{CCIO}$  values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

#### **Related Information**

Recommended Operating Conditions on page 9



## **Single-Ended I/O Standards Specifications**

Table 19. Single-Ended I/O Standards Specifications for Intel Stratix 10 Devices—Preliminary

I/O Standard	rd V <sub>CCIO</sub> (V) V <sub>IL</sub> (V)		V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (25)	I <sub>OH</sub> (25)			
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
Schmitt Trigger Input	1.71	1.8	1.89	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	_	_	_	_	_

## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 20. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel Stratix 10 Devices— Preliminary

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)		V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	
SSTL-135	1.283	1.35	1.45	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	
SSTL-125	1.19	1.25	1.31	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	
	•								continued	

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 1.8- V LVCMOS specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



I/O Standard	V <sub>CCIO</sub> (V)				V <sub>REF</sub> (V)		V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-12	1.14	1.2	1.26	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	_	V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	_	_	_	
POD12	1.14	1.2	1.26	_	Internally calibrated	_	_	V <sub>CCIO</sub>	_	

## Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel Stratix 10 Devices—Preliminary

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(D0</sub>	c) (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)		I <sub>OH</sub> <sup>(26)</sup>
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-18 Class I	-0.3	V <sub>REF</sub> -0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> -0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> -0.28	13.4	-13.4
SSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
SSTL-135	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> - 0.16	V <sub>REF</sub> + 0.16	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	_	_
SSTL-125	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	_	_
									conti	nued

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



I/O Standard	V	IL(DC) (V)	V <sub>IH(D0</sub>	c) (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)		I <sub>OH</sub> <sup>(26)</sup>
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-12	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	_	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	_	_
HSTL-18 Class I	_	V <sub>REF</sub> -0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> -0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	16	-16
HSUL-12	_	V <sub>REF</sub> - 0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> - 0.22	V <sub>REF</sub> + 0.22	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	_	_
POD12	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	_	_	_	_

## **Differential SSTL I/O Standards Specifications**

Table 22. Differential SSTL I/O Standards Specifications for Intel Stratix 10 Devices—Preliminary

I/O Standard	Standard V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)		V <sub>SWING</sub>	(AC) (V)		$V_{IX(AC)}(V)$	
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCIO</sub> + 0.6	0.5	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	_	V <sub>CCIO</sub> /2 + 0.175
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(27)	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	2(V <sub>REF</sub> - V <sub>IL(AC)</sub> )	V <sub>CCIO</sub> /2 - 0.15	_	V <sub>CCIO</sub> /2 + 0.15
	continued									continued

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).



I/O Standard	V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)		V <sub>SWING(AC)</sub> (V)		V <sub>IX(AC)</sub> (V)			
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	
SSTL-135	1.283	1.35	1.45	0.18	(27)	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )	V <sub>CCIO</sub> /2 - 0.15	_	V <sub>CCIO</sub> /2 + 0.15	
SSTL-125	1.19	1.25	1.31	0.18	(27)	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )	V <sub>CCIO</sub> /2 - 0.15	_	V <sub>CCIO</sub> /2 + 0.15	
SSTL-12	1.14	1.2	1.26	0.16	(27)	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>IL(AC)</sub> - V <sub>REF</sub> )	V <sub>REF</sub> - 0.15	V <sub>CCIO</sub> /2	V <sub>REF</sub> + 0.15	

## **Differential HSTL and HSUL I/O Standards Specifications**

Table 23. Differential HSTL and HSUL I/O Standards Specifications for Intel Stratix 10 Devices—Preliminary

I/O Standard V <sub>CCIO</sub> (V)		)	V <sub>DIF(DC)</sub> (V)		V <sub>DIF(AC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			
	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Тур	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.4	_	0.78	_	1.12	0.78	_	1.12
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.4	_	0.68	_	0.9	0.68	_	0.9
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	0.3	V <sub>CCIO</sub> + 0.48	_	0.5 × V <sub>CCIO</sub>	_	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>
HSUL-12	1.14	1.2	1.3	2(V <sub>IH(DC)</sub> - V <sub>REF</sub> )	2(V <sub>REF</sub> – V <sub>IH(DC)</sub> )	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>REF</sub> - V <sub>IH(AC)</sub> )	0.5 × V <sub>CCIO</sub> - 0.12	0.5 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> +0.12	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>



## **Differential I/O Standards Specifications**

Table 24. Differential I/O Standards Specifications for Intel Stratix 10 Devices—Preliminary

I/O Standard	Standard V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(28)</sup>		V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) (29) (30)			V <sub>OCM</sub> (V) <sup>(29)</sup>		
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVDS (31)	1.71	1.8	1.89	100	_	0.05	Data rate ≤700 Mbps	1.65	0.247	_	0.6	1.125	1.25	1.375
						1	Data rate >700 Mbps	1.6						
RSDS (32)	1.71	1.8	1.89	100	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (33)	1.71	1.8	1.89	200	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4
LVPECL (34)	1.71	1.8	1.89	300	_	0.6	Data rate ≤700 Mbps	1.7	_	_	_	_	_	_
						1	Data rate >700 Mbps	1.6						

## **Switching Characteristics**

This section provides the performance characteristics of Intel Stratix 10 core and periphery blocks.

 $<sup>^{(28)}</sup>$  The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}$ .

<sup>(29)</sup>  $R_L$  range: 90 ≤  $R_L$  ≤ 110  $\Omega$ .

 $<sup>^{(30)}\,</sup>$  The specification is only applicable to default  $V_{OD}$  setting.

<sup>(31)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0.05 V to 1.65 V for data rates below 700 Mbps.

<sup>(32)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.4 V.

<sup>(33)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.4 V to 1.325 V.

<sup>(34)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.



## **L-Tile Transceiver Performance Specifications**

## **Transceiver Performance for Intel Stratix 10 GX/SX L-Tile Devices**

Table 25. Intel Stratix 10 GX/SX L-Tile Transmitter and Receiver Datarate Performance

Symbol/Description		Transceiver Speed Grade								
	-1	-3								
Chip-to-chip	N/A	26.6 Gbps 8 channels per tile (35)	17.4 Gbps							
Backplane	N/A	12.5 Gbps	12.5 Gbps							

Note:

Refer to the *Transceiver Power Supply Operating Conditions* for  $V_{CCR\_GXB}$  and  $V_{CCT\_GXB}$  specifications when using bonded and non-bonded transceiver channels in Intel Stratix 10 L-Tile devices.

**Table 26.** L-Tile ATX PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Unit
Supported Output Frequency	Maximum Frequency	13.3	8.7	GHz
Supported Output Frequency	Minimum Frequency	50	MHz	
t <sub>LOCK</sub> (36)	Maximum Frequency	:	L	ms
t <sub>ARESET</sub> Required Reset Time <sup>(37)</sup> <sub>(38)</sub>	-	2	5	Avalon Clock Cycles

<sup>(35)</sup> Refer to AN-778: Intel Stratix 10 Transceiver Usage for more details on channel selection requirements.

<sup>(36)</sup> This specification applies after the ATX PLL, fPLL, or CMU PLL has completed calibration.

<sup>(37)</sup> You must use the Avalon-MM interface to hold the PLLs in reset for the specified cycles by writing to the ATX PLL, fPLL, or CMU PLL pll\_powerdown register.

<sup>(38) 25</sup> cycles are required if you are using a 250-MHz AVMM clock.