



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**Zynq-7000 All Programmable SoC:  
ZC702 Evaluation Kit  
and  
Video and Imaging Kit  
(ISE Design Suite 14.5)**  
*Getting Started Guide*

UG926 (v4.0) May 14, 2013



### **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### **Automotive Applications Disclaimer**

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

© Copyright 2012–2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. HDMI, HDMI logo, and High-Definition Multimedia Interface are trademarks of HDMI Licensing LLC. All other trademarks are the property of their respective owners.

# Revision History

The following table shows the revision history for this document.

Date	Version	Revision
05/25/2012	1.0	Initial Xilinx release.
05/29/2012	1.1	Added <a href="#">Figure 4-3</a> and the text just before and after it.
06/21/2012	1.2	<p><b>Chapter 1, Introduction:</b> Added a "Reference Designs and Demonstrations" group to section <a href="#">ZC702 Evaluation Kit Contents, page 8</a>. Changed cable from Digilent USB JTAG to Digilent USB-to-JTAG. Added that the SD MMC card contains bootable configuration files for the Base TRD demo design files and Linux applications platform. Updated USB JTAG interface information and added details to the clock sources list in section <a href="#">For reference design files, documents, and board source files, go to the ZVIK Product Page at <a href="http://www.xilinx.com/ZVIK">www.xilinx.com/ZVIK</a> and click on the Docs &amp; Designs tab., page 10</a>. Changed FMC1 and FMC2 connector types to LPC I/O expansion connectors. Added tables of default settings to the section <a href="#">Default Jumper and Switch Settings, page 11</a>. <b>Chapter 2, ZC702 Evaluation Kit Built-In Self-Test:</b> Updated switch settings in the <a href="#">Introduction, page 15</a>. Added bring-up details through the chapter. Settings were added to section <a href="#">Run the BIST Application, page 22</a>.</p> <p>Added <a href="#">Chapter 3, Getting Started with the Base Targeted Reference Design</a>.</p> <p>Added <a href="#">Chapter 4, Using the AMS101 Evaluation Card</a>.</p> <p>Additional references were added through the book and to <a href="#">Appendix A, Additional Resources</a>.</p>
09/18/2012	2.0	<p>The ZC702 evaluation kit now includes a USB Micro-B to female A adapter. Added information about the Zynq-7000 AP SoC Video and Imaging Kit (ZVIK) to the <a href="#">Overview, page 7</a> and a new section <a href="#">Zynq-7000 AP SoC Video and Imaging Kit Contents, page 10</a>. Photos are updated in <a href="#">Figure 1-3: Feature Callout for the ZC702 Board</a> and <a href="#">Figure 2-2: ZC702 with the UART and Power Cable Attached</a>. The <a href="#">TRD Demonstration Procedure, page 30</a> adds information on how to demo the video application using an external video source supporting use of the ZVIK. Added <a href="#">Table 3-1</a> and <a href="#">Table 3-2</a>. Added support for 720p video resolution in the video demo application in <a href="#">Running the Video Demonstration for 720p Video Resolution, page 39</a>.</p>
11/12/2012	2.1	<p>Updated for ISE® Design Suite v14.3. Document and web site references changed throughout the book. In <a href="#">BIST Setup Requirements, page 15</a>, "A power adapter and power cable for the ZC702 board" was removed. In <a href="#">ZC702 Evaluation Board Setup, page 16, step 1</a> changed. In <a href="#">Install the USB-UART Driver, page 18, step 1</a> and <a href="#">step 2</a> changed. An introduction was added to <a href="#">Chapter 3</a>. In <a href="#">Base TRD Key Features, page 27</a>, "1 GB DDR3 running at 533 MHz" was removed. In <a href="#">Base TRD Hardware Setup Requirements, page 28</a>, <code>zImage</code> and <code>ramdisk8M.image.gz</code> became <code>uImage</code> and <code>uramdisk8M.image.gz</code>. The USB stick (or key) is not included in the kit. Instead, download files from the ZC702 Product Page at <a href="http://www.xilinx.com/zc702">www.xilinx.com/zc702</a> and click on the <b>Docs &amp; Designs</b> tab. Standoffs and a new <a href="#">Figure 3-3</a> showing mounting hardware details were added to <a href="#">TRD Demonstration Procedure, page 30</a>. <a href="#">Figure 3-6</a> and <a href="#">Figure 3-7</a> were replaced to illustrate the QT-based GUI and minimized GUI mode. USB key was removed from <a href="#">Chapter 4</a>. <i>Next Steps</i> became <a href="#">Chapter 5</a>.</p>



Date	Version	Revision
01/24/2013	3.0	Updated for ISE Design Suite 14.5. Revised eighth bullet on <a href="#">page 28</a> to replace sentence ending in "to exercise the portions of the demo ..." to be "use the frame buffer console terminal that will come up, once user exit the demo." Added third note on <a href="#">page 29</a> . Revised <a href="#">Figure 3-6, page 34</a> and <a href="#">Figure 3-7, page 35</a> .
02/12/2013	3.0.1	Removed stray internal draft banner from the cover page, and from the first page in each chapter and appendix.
05/14/2013	4.0	Deleted "Key Features of the ZC702 Evaluation Board" section. The <a href="#">Base TRD Key Features, page 27</a> were updated for the Programmable Logic (PL) to "One Performance Monitor". The required binaries in <a href="#">Base TRD Hardware Setup Requirements, page 28</a> were updated to include "zynq-zc702-base-trd.dts". Port "P1" was labelled in <a href="#">Figure 3-2</a> . <a href="#">Figure 3-6</a> and <a href="#">Figure 3-7</a> were replaced to illustrate the QT-based GUI and minimized GUI mode. In <a href="#">Running the Video Demonstration for 720p Video Resolution, page 39</a> , the instructions were updated for running QT based GUI in 720p mode and running the UART Menu based Demonstration Application in 720p mode.

# Table of Contents

Revision History .....	3
<b>Chapter 1: Introduction</b>	
Overview .....	7
ZC702 Evaluation Kit Contents .....	8
Zynq-7000 AP SoC Video and Imaging Kit Contents .....	10
Key Features of the ZVIK .....	10
Default Jumper and Switch Settings .....	11
<b>Chapter 2: ZC702 Evaluation Kit Built-In Self-Test</b>	
Introduction .....	15
BIST Setup Requirements .....	15
Hardware BIST Board Setup .....	16
Hardware Bring-Up .....	17
Run the BIST Application .....	22
<b>Chapter 3: Getting Started with the Base Targeted Reference Design</b>	
Introduction .....	25
Base TRD Key Features .....	27
Base TRD Hardware Setup Requirements .....	28
TRD Demonstration Procedure .....	30
Running the Qt-Based GUI Application Demonstration .....	32
Running the UART Menu-Based Demonstration Application .....	37
Running the Video Demonstration for 720p Video Resolution .....	39
<b>Chapter 4: Using the AMS101 Evaluation Card</b>	
Introduction .....	41
Requirements to Get Started .....	42
Evaluating AMS .....	43
<b>Chapter 5: Next Steps</b>	
Next Steps for the Zynq-7000 AP SoC Video and Imaging Kit (ZVIK) .....	45

## Appendix A: Additional Resources

Xilinx Resources .....	47
Solution Centers .....	47
Further Resources .....	47
References .....	48

## Appendix B: Warranty

# Introduction

---

## Overview

The Zynq™-7000 All Programmable SoC (AP SoC) ZC702 evaluation kit shown in [Figure 1-1](#) is based on the XC7Z020 CLG484-1 AP SoC. For additional information, see the Zynq-7000 AP SoC product table [\[Ref 1\]](#). A built-in self-test (BIST) is provided for the ZC702 evaluation kit. The BIST provides a convenient way to test many of the board's features on power-up. The tutorials and reference designs available on the ZC702 product page can be used to further explore the capabilities of the ZC702 board and the Zynq-7000 AP SoC [\[Ref 2\]](#). For the most up-to-date information on the content provided with the ZC702 evaluation kit, see the Zynq-7000 SoC ZC702 Evaluation Kit Product Page [www.xilinx.com/zc702](http://www.xilinx.com/zc702). [UG873](#), *Zynq-7000 All Programmable SoC: Concepts, Tools, and Techniques* shows the basic hardware and software flow using the ZC702 board. The Zynq-7000 AP SoC documentation page is also helpful [\[Ref 3\]](#).



UG926\_c1\_01\_060712

Figure 1-1: ZC702 Evaluation Kit

The Zynq-7000 AP SoC Video and Imaging Kit (ZVIK) shown in [Figure 1-2](#) is based on the ZC702 evaluation kit and includes all of the components of the ZC702 kit with the



addition of components enabling HD video input from an High-Definition Multimedia Interface (HDMI™) source or from the included HD image sensor. All of the information presented in this guide related to the ZC702 evaluation kit applies to the ZVIK. For the most current information on the content provided with the ZVIK, see the Zynq-7000 All Programmable SoC Video and Imaging Kit product page [Ref 4].



Figure 1-2: Zynq-7000 AP SoC Video and Imaging Kit

This user guide also describes a Base Targeted Reference Design (TRD) based on Zynq-7000 AP SoC architecture. The Base TRD showcases various features and capabilities of the Zynq Z-7020 AP SoC for the embedded domain in a single package.

TRDs are key components of the Xilinx Targeted Design Platform (TDP) strategy. TDPs from Xilinx provide customers with basic scalable design platforms for the creation of FPGA-based solutions in a wide variety of applications and industries.

**Note:** In the remainder of this document, the Zynq-7000 AP SoC ZC702 evaluation kit is referred to as the *ZC702 Evaluation Kit* and the Zynq-7000 AP SoC Video and Imaging Kit is referred to as *ZVIK*.

---

## ZC702 Evaluation Kit Contents

The ZC702 evaluation kit includes the following items:

- ZC702 evaluation board featuring the XC7Z020 CLG484-1
- Agile Mixed Signal (AMS) evaluation board
- Full seat ISE® Design Suite Embedded Edition design tools
  - Device-locked to the Zynq-7000 XC7Z020 CLG484-1 device

- Board design files
  - Schematics
  - Board layout files
  - Bill of materials
- Documentation
  - *Getting Started Guide* (this document)
  - Hardware user guide ([UG850](#), *ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide*)
  - TRD user guide ([UG925](#), *Zynq-7000 All Programmable SoC ZC702 Base Targeted Reference Design User Guide*)
- Reference Designs and Demonstrations
  - BIST Utility and Demonstration
  - Targeted Reference Design (TRD), demonstrating a video processing pipeline.  
**Note:** The video demonstration contains the licensed IPs with no timeout. To recompile this design, the user needs to register for an evaluation IP license for the Video IP.
  - AMS demonstration, providing an overview of the analog capabilities of the Zynq-7000 AP SoC devices.
- 12V AC adapter power supply
- Cables
  - RJ-45 Ethernet cable
  - HDMI cable
  - USB Type-A to USB Micro-B cable (Digilent USB-to-JTAG Programming Port)
  - USB Type-A to USB Mini-B cable (serial UART)
  - USB Micro-B to female A adapter (for connecting USB hub, keyboard, and mouse)
- Secure Digital Multimedia Card (SD MMC) (contains bootable configuration files for the Base TRD demonstration design files and Linux platform applications)

The kit contains the software and reference designs, a demonstration, and documents to help the user get started quickly.

For reference design files, documents, and board source files, go to the ZC702 Product Page at [www.xilinx.com/zc702](http://www.xilinx.com/zc702) and click on the **Docs & Designs** tab.

---

## Zynq-7000 AP SoC Video and Imaging Kit Contents

The ZVIK contains all of the items included in the ZC702 evaluation kit plus the following items. For more information on the HDMI input/output FMC module and ON Semiconductor image sensor, refer to the Avnet product page [Ref 10].

- HDMI input/output FPGA mezzanine card (FMC) module
- ON Semiconductor VITA 2000 Color Image Sensor module
- Standard interchangeable  $\frac{2}{3}$ -inch 8 mm C-mount lens
- Infrared (IR) cut filter
- Camera tripod
- Lens holder
- Cables
  - Second HDMI cable
  - LCEDI image sensor cable

For reference design files, documents, and board source files, go to the ZVIK Product Page at [www.xilinx.com/ZVIK](http://www.xilinx.com/ZVIK) and click on the **Docs & Designs** tab.

---

## Key Features of the ZVIK


Key features of the additional components of the Zynq-7000 AP SoC Video and Imaging kit include:

- HDMI input/output FMC module
  - HDMI input
  - HDMI output
  - Video clock synthesizer
  - Interface for ON Semiconductor VITA image sensor module
- ON Semiconductor VITA 2000 color image sensor module
  - Supports up to WXGA resolution: 1920 (H) x 1200 (V) format
  - 92 frames per second (fps) at full resolution
  - 4.8  $\mu\text{m}$  x 4.8  $\mu\text{m}$  pixel size  $\frac{2}{3}$ -inch optical format
  - Pipelined and triggered global shutter, rolling shutter

- Random programmable region of interest (ROI) readout
- Automatic exposure control (AEC)
- Standard interchangeable 2/3-inch, 8 mm C-mount lens

## Default Jumper and Switch Settings

Figure 1-3 calls out the major features on the ZC702 board. See [UG850, ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide](#) for more detailed information about the ZC702 board.




UG926\_c1\_03\_050613

Figure 1-3: Feature Callout for the ZC702 Board

Default factory settings of jumpers and switches on the ZC702 board are highlighted in [Figure 1-4](#). Default switch and jumper settings are listed in [Table 1-1](#) and [Table 1-2](#).





UG926\_c1\_04\_021213

Figure 1-4: Default Jumper and Switch Settings on the ZC702 Board

Table 1-1: Default Switch Settings

Switch	Position	Setting	Figure 1-4 Callout
SW10 (JTAG chain input select two-position DIP switch)	1	Off	9
	2	On	
SW12 (two-position DIP switch)	1	Off	2
	2	Off	
SW15 (two-position DIP switch)	1	Off	2
	2	Off	
SW16 (five-position DIP switch)	1	Right	1
	2	Right	
	3	Right	
	4	Right	
	5	Right	
SW11 (power slide switch)		Off	8
	1	Down	

Default jumper positions are shown in [Figure 1-4](#) and listed in [Table 1-2](#).

Table 1-2: Default Jumper Settings

Jumper	Function	Default Position	Figure 1-4 Callout
<b>HDR_1 X 2</b>			
J5	CFGBVS short to GND	OFF	4
J6	POR Master Reset	OFF	1
J7	USB 2.0 USB_VBUS_SEL	ON	6
J8	XADC GND L3 Bypass	OFF	2
J9	XADC GND	ON	2
J10	ARM HDR J41 pin 2 to VADJ	OFF	7
J11	UCD9248 U32 ADDR52 RESET_B	OFF	4
J12	FMC_VADJ_ON_B	ON	4
J13	UCD9248 U33 ADDR53 RESET_B	OFF	3
J14	UCD9248 U34 ADDR54 RESET_B	OFF	5
J15	CAN BUS COMMON-MODE CANH HDR	ON	7
J43	Ethernet PHY HDR	ON	7
J44	USB 2.0 USB_RESET_B	OFF	7
J53	CAN BUS COMMON-MODE CANL HDR	ON	7
J56	JTAG HDR J58 pin 2 3.3V SEL	OFF	9
J65	XADC_VCC5V0 = VCC5V0	ON	2



Table 1-2: Default Jumper Settings (Cont'd)

Jumper	Function	Default Position	Figure 1-4 Callout
<b>HDR_1 X 3</b>			
J27	PS_SRST_B	1-2	1
J28	PS_POR_B	1-2	1
J30	Ethernet PHY HDR	1-2	7
J31	Ethernet PHY HDR	NONE	7
J32	Ethernet PHY HDR	NONE	7
J33	USB 2.0 Mode	2-3	6
J34	USB 2.0 J1 ID SEL	1-2	7
J35	USB 2.0 J1 VBUS CAP SEL	1-2	6
J36	USB 2.0 J1 GND SEL	1-2	7
J37	XADC_VREP SEL	1-2	2
J38	XADC_VCC SEL	2-3	2
J70	XADC_VREF Source SEL	2-3	2

# ZC702 Evaluation Kit Built-In Self-Test

---

## Introduction

The BIST tests many of the features offered by the ZC702 evaluation kit. The test is stored in the onboard nonvolatile Quad SPI flash memory and configures the AP SoC when mode switch SW16 is set to where SW1, 2, 3, and 5 are switched to the right and SW4 is switched to the left, indicating QSPI configuration. This exercise of running the BIST demonstration should take approximately 10 to 15 minutes.

**Note:** For a description of all the features on the ZC702 board, see [UG850](#), *ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide*.

---

## BIST Setup Requirements

These are the prerequisites for running the BIST demonstration.

- Hardware setup:
  - ZC702 evaluation board with XC7Z020 CLG484-1 part
  - USB Type-A to Mini-B cable (for UART)
  - AC power adapter (12 VDC)
- Windows software and driver setup:
  - Tera Term Pro [\[Ref 8\]](#) (or similar) terminal program (might already be installed)
  - USB-UART driver from Silicon Labs [\[Ref 9\]](#) (might already be installed)

## Hardware BIST Board Setup

This section describes the hardware setup and use of the terminal program for running the BIST application. It contains step-by-step instructions for board bring-up.

### ZC702 Evaluation Board Setup

The default jumper and switch settings of the ZC702 board are shown in [Figure 1-4](#), [Table 1-1](#), and [Table 1-2](#).

1. Set the SW16 switch as shown in [Figure 2-1](#), where position 1, 2, 3, and 5 are switched to the right and position 4 is switched to the left for the BIST to boot from Quad SPI device and run the system demonstration utility.





Figure 2-1: Settings for the Mode Switch to Boot from Quad SPI Mode

## Hardware Bring-Up

This section describes the steps for hardware bring-up.

1. Be sure to have the SW16 Mode switch settings set to those shown in [Figure 2-1](#).
2. With the ZC702 board switched OFF (SW11 in the down position, as shown in [Figure 1-4](#)), plug the USB Mini-B cable into the Mini USB port J17 labeled USB UART on the ZC702 board and the other end into a open USB port on your PC ([Figure 2-2](#)).



*Figure 2-2: ZC702 with the UART and Power Cable Attached*

3. Connect the power cable.
4. Switch the ZC702 board's power to ON (SW11 switched up as shown in [Figure 1-4](#)).

## Install the USB-UART Driver

1. Run the downloaded executable UART-USB driver file, listed in [BIST Setup Requirements, page 15](#). Running the executable file enables USB-to-UART communications with a host PC. This driver downloads and executes automatically when the board is powered up or it can be downloaded from the Silicon Laboratories web site [\[Ref 9\]](#).




UG926\_c2\_03\_042513

Figure 2-3: UART Cable Driver Installation

2. Set the USB-UART connection to a known COM Port and baud rate in the Device Manager.
  - a. Left-click **Start Menu** and select **Control Panel** in Windows 7.
  - b. Select **Device Manager** on the left side.
  - c. Right-click the **Silicon Labs** device in the list and select **Properties**.
  - d. Click the **Port Settings** tab. Click the **Advanced...** button.
  - e. Select an open COM port between COM1 and COM4. This allows the computer to remember the assignment and not reassign it each time the board serial UART port is plugged in.
  - f. Select the baud rate = **115200**, Data bits = **8**, Parity = **None**, Stop Bits = **1**, and Flow control = **None**. Click **OK**.

**Note:** Steps and diagrams refer to using a Windows XP or Windows 7 host PC.


Figure 2-4 through Figure 2-6 show the steps for setting the USB-UART port.



UG926\_c2\_04\_061212


Figure 2-4: Configuring the Driver





UG926\_c2\_05\_061212

Figure 2-5: UART Port Setting Tab




UG926\_c2\_06\_061212

Figure 2-6: Select a COM Port (between COM1 and COM4)

## Run the BIST Application

1. Start Tera Term or a comparable installed terminal program. Configure it to have the following settings:  
Baud = **115200**, Data = **8**, Parity = **None**, Stop = **1** and Flow = **None**.
2. Press POR\_B (SW1) located in the top left corner of the ZC702 board and view the BIST output on the terminal window (Figure 2-7).



```

Tera Term - COM2 VT
File Edit Setup Control Window Help
*****
*****
**      Xilinx Zynq-7000 EPP ZC702 Evaluation Kit      **
*****
*****
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
4: TIMER Test
5: SWITCH Test
6: SCUGIC Test
7: DCFG Test
8: DDR3 Memory Test
9: Interrupt Test
A: Watchdog Timer Test
0: Exit

```

UG926\_c2\_07\_061412

Figure 2-7: BIST Main Menu

3. Select each relevant test and observe the test results.

For more information on the BIST software and additional tutorials, including how to restore the default content of the onboard Quad SPI flash nonvolatile storage, see the ZC702 resource page [\[Ref 4\]](#).

For more detailed information about these BIST tests, refer to [UG850](#), *ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide*. Also refer to the ZC702 BIST User Guide found in the **Docs & Designs** tab on [www.xilinx.com/zc702](http://www.xilinx.com/zc702), that is, the ZC702 BIST PDF file, XTP180.

If any of the BIST tests fail, check the settings of the switches and jumpers as shown in [Figure 1-4](#), [Table 1-1](#), and [Table 1-2](#). If these settings are correct and the test still fails, please contact Xilinx Support at [www.xilinx.com/support](http://www.xilinx.com/support) and open a WebCase.



# Getting Started with the Base Targeted Reference Design

---

## Introduction

This section provides step by step instructions for bringing up the board and running the video Targeted Reference Design (TRD). In this design, the Zynq-7000 AP SoC performs real-time processing of a 1080p60 video stream—either in Processing System (PS) software or Programmable Logic (PL) hardware accelerator. The video processing path is user-selectable through a graphical user interface (GUI) running on Linux in the Zynq-7000 AP SoC PS. The GUI also displays detailed information about system usage statistics and system performance.

[Figure 3-1](#) shows the system block diagram for Zynq-7000 AP SoC Base TRD.