imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.


We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Key Features & Benefits

- Input voltage range: 8 V–14 V
- Output voltage range: 0.7 V–5.5 V at 0 7 A.
- Programmable dynamic output voltage positioning for better load transient response
- Choice of 500 KHz switching for highest efficiency or 1MHz for lowest ripple noise.
- Flexible Fault Response features
- Multiple turn-on/off slew rates and delays
- Digital Filter Compensation
- Synchronous operation with other supplies
- Real time performance monitoring
- GUI based configuration for short development time.
- Small footprint SMT package: 12.5 x 22.2 x 6.5 mm.
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC60950-1

DP7007G 7A DC-DC Intelligent dPOL

Bel Power Solutions **DP7007G** is an intelligent, fully programmable step-down point-of-load DC-DC converter integrating digital power conversion and intelligent power management. It works with the DM7300 Series Digital Power Managers (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7007G are programmable via I²C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7007G through a self-clocking single wire communication bus. FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.

> North America +1-866.513.2839

Asia-Pacific +86.755.29885888

Europe, Middle East +353 61 225 977

tech.support@psbel.com belpowersolutions.com



© 2015 Bel Power Solutions, Inc.

1. ORDERING INFORMATION

DP	70	07	G	-	ZZ
PRODUCT FAMILY	SERIES	OUTPUT CURRENT	RoHS COMPLIANCE	DASH	PACKAGING OPTIONS ¹
d-pwer [®]	Intelligent dPOL Converter	7 A	G - RoHS compliant for all six substances		R100 - 100pc T&R R200 - 200pc T&R Sample quantity orders have no suffix.

Example: DP7007G-R200: A 200-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7007G.

Reference Documents

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I²C Graphical User Interface
- DM00056-KIT USB to I²C Adapter Kit. User Manual

2. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Inductor or Printed Circuit Board (PCB) Temperature	Input Voltage applied	-40	125	°C
Input Voltage	250 ms Transient		15	VDC
Output Current	(See Output Current De-rating Curves)	-6	7	ADC

3. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 8 V to 14 V, output load from 0 to 7 A, ambient temperature from -40°C to 85°C. Test conditions include an output filter with 2 x 330 μ F 20 m Ω solid electrolytic, plus 1 x 22 μ F X7R ceramic output capacitors, unless otherwise noted.

3.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V _{IN})		8		14	VDC
Input Current (at no load)	$V_{IN} = 14.0 \text{ V}, \text{ V}_{OUT} = 3.3 \text{ V}$		50		mADC
Lindon/oltago Lookout	Ramping Up	5		7.5	VDC
Undervoltage Lockout	Ramping Down				VDC
VLDO Input Current	Current drawn from the external low voltage supply at VLDO = 8 V		50		mADC

¹ Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.



3.2 OUTPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Voltage Range (Vout)		0.7		5.5	VDC
Output Voltage Setpoint Resolution			2.5 mV (1	LSB)	
Output Voltage Setpoint Accuracy	2 nd Vo Loop Enabled		±(0.6% + 5 mV)		
Output Current (Iout)	VIN MIN TO VIN MAX	-5.5 ²		7	ADC
Line Regulation	VIN MIN TO VIN MAX		±0.3		%Vout
Load Regulation	0 to Iout max		±0.2		%Vout
Dynamic Regulation	Slew rate $1A/\mu s$, 50 -75% load step		50		mV
Peak Deviation Settling Time	F_{sw} = 500 kHz to 10% of peak deviation See Output Load Transient Section		60		μs
-	$V_{IN} = 8.0 V, V_{OUT} = 0.7 V$		10		mV
	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 2.5 \text{ V}$		20		mV
Output Voltage Peak-to-Peak Ripple and Noise	$V_{IN} = 8.0 \text{ V}, V_{OUT} = 5.5 \text{ V}$		40		mV
Scope BW = 20 MHz Full Load	$V_{IN} = 14 V$, $V_{OUT} = 0.7 V$		18		mV
Full Load	$V_{IN} = 14 V$, $V_{OUT} = 2.5 V$		35		mV
	$V_{IN} = 14 V$, $V_{OUT} = 5.5 V$		50		mV
Temperature Coefficient	$V_{IN} = 12 V$, $I_{OUT} = 0.5 \times I_{OUT MAX}$		20		ppm/°C
	Default		500		kHz
Switching Frequency	Programmable to		500 / 1000		kHz
Duty Orgha Limit	Default		90.5		%
Duty Cycle Limit	Programmable, 1.56% steps	3.125		100	%

3.3 PROTECTION SPECIFICATIONS

CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS		
Default	Non-Late	ching, 130 m	s period			
Programmable	Latch	ing/Non-Lato	ching			
Default		132		% юлт		
Programmable in 11 steps	36		132	%IOUT		
	-20		+20	%IOCP.SET		
Output Overvoltage Protection						
Default	Non-Latching, 130 ms period					
Programmable	Latching/Non-Latching					
Default		130		%Vo.set		
Programmable in 10% steps	110		130	%Vo.set		
Measured at $V_{O.SET} = 2.5 V$	-2		2	%V _{OVP.SET}		
From instant when threshold is exceeded until the turn-off command is generated		6		μs		
Default	E	mergency Of	f			
Programmable to	Critical	Off / Emerger	ncy Off			
	DefaultProgrammableDefaultProgrammable in 11 stepsDefaultDefaultProgrammableDefaultProgrammable in 10% stepsMeasured at $V_{O.SET} = 2.5 V$ From instant when threshold is exceeded until the turn-off command is generatedDefaultDefault	DefaultNon-LateProgrammableLatchDefault-20Programmable in 11 steps36-20-20DefaultNon-LateProgrammableLatchDefaultNon-LateProgrammable in 10% steps110Measured at $V_{O.SET}$ = 2.5 V-2From instant when threshold is exceeded until the turn-off command is generatedEDefaultE	DefaultNon-Latching, 130 m Latching/Non-LatcProgrammableLatching/Non-LatcDefault132Programmable in 11 steps36-20-20DefaultNon-Latching, 130 m Latching/Non-LatcDefaultNon-Latching, 130 m Latching/Non-LatcDefault130Programmable in 10% steps110Measured at VO.SET = 2.5 V-2From instant when threshold is exceeded until the turn-off command is generated6DefaultEmergency Of	DefaultNon-Latching, 130 ms period Latching/Non-LatchingProgrammable132Default132Programmable in 11 steps3620+20Programmable-20ProgrammableNon-Latching, 130 ms period Latching/Non-LatchingDefaultNon-Latching, 130 ms period Latching/Non-LatchingProgrammable130Programmable in 10% steps110Neasured at Vo.SET = 2.5 V-2Prom instant when threshold is exceeded until the turn-off command is generated6DefaultEmergency Off		

² At negative (sink) output current (bus terminator mode) the efficiency of the DP7007 degrades resulting in increased internal power dissipation and switching noise. Therefore maximum allowable negative current under specific conditions is lower than the current determined from the de-rating curves shown in paragraph.

³ Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled.



Output Undervoltage Protection					
T	Default	Non-Latc	hing, 130 m	s period	
Туре	Programmable	Latchi	ng/Non-Late	ching	
Threehold	Default		75		%V _{0.SET}
Threshold	Programmable in 5% steps	75		90	%V _{0.SET}
Threshold Accuracy	Measured at $V_{O.SET} = 2.5 V$	-2		2	%Vovp.set
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Turn Off BehaviorError! Bookmark	Default	Se	equenced O	ff	
not defined.	Programmable to	Seque	nced / Critic	al Off	
Overtemperature Protection					
Туре	Default	Non-Latc	hing, 130 m	s period	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Programmable	Latchi	ng/Non-Late	ching	
Turn Off Threshold	Temperature is increasing		120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP ⁴		110		°C
Threshold Accuracy		-5		5	°C
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Turn Off BehaviorError! Bookmark	Default	Sequenced Off			
not defined.	Programmable to	Seque	nced / Critic	al Off	
Tracking Protection (when Enabled	1)				
Туре	Default		Disabled		
.);;;;	Programmable	Latching/N	Ion-Latching	g, 130ms	
Threshold	Enabled during output voltage ramping up			±250	mVDC
Threshold Accuracy		-50		50	mVDC
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs
Overtemperature Warning					
Threshold	Always enabled, reported in Status register (TW bit) ⁵		110		°C
Threshold Accuracy	From Nominal Set Point	-5		+5	°C
Hysteresis			1.7		°C
Power Good Signal (PG pin)					
Logic	Vout is inside the PG window		High		
-	Vout is outside the PG window		Low		
Lower Threshold	Default		90		%V _{0.SET}
	Programmable in 5% steps	90		95	%Vo.set
Upper Threshold	Default	105	110		%Vo.set
	Programmable in 5% steps	105		110	%V _{0.SET}
Threshold Accuracy	Measured at V _{0.SET} =2.5V	-2		2	%V _{O.SET}
PG On Delay ⁶	Default Programmable at	Ω	0 10, 50, 150	1	ms
	Default				reshold
PG Off Delay	Dolum	PG disabled when V _{OUT} ≤ V _{UV} threshold PG disabled at turn-off command (Reset function)			
	Programmable same as PG On Delay	FGui			land

 ⁴ OTP clears when Overtemp Warning (Status Register TW bit) turns off.
 ⁵ Temp Warning error same sign and proportional with OTP error.
 ⁶ From instant when threshold is exceeded until status of PG signal changes high



3.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Current Share					
Туре			Active, S	Single Line	
Maximum Number of Modules Connected in Parallel	I _{OUT} ≥ 0			4	
Current Share Accuracy	I _{ОUT} ≥ 20% I _{ОUT NOM}			±20	%І _{оит}
Interleave					
Interleave (Phase Shift)	Default		0		Degree
Interleave (Phase Shift)	Programmable in 22.5 steps	0		337.5	Degree
Sequencing					
Turn ON Delay	Default		0		ms
	Programmable in 1ms steps	0		225	ms
Turn OFF Delay	Default		0		ms
	Programmable in 1ms steps	0		63	ms
Tracking					
Turne ON Classe Data	Default		0.05		V/ms
Turn ON Slew Rate	Programmable in 8 steps	0.05		2.0 ⁸	V/ms
	Default		-0.05		V/ms
Turn OFF Slew Rate	Programmable in 8 steps	-0.05		-2.0 ⁸	V/ms
Optimal Voltage Positioning					
Less Description	Default		0		mV/A
Load Regulation	Programmable in 7 steps	0		2.45	mV/A
Feedback Loop Compensation					
Proportional (Kr)	Programmable	0.01		2	
Integral (Ti)	Programmable	1		100	μs
Differential (Td)	Programmable	1		100	μs
Differential Roll-Off (Tv)	Programmable	1		100	μs
Monitoring					
Voltage Monitoring Accuracy	12 Bit Resolution over 0.55.5V	-0.5		0.5	%
Current Monitoring Accuracy	20% IOUT NOM < IOUT < IOUT NOM	-20		+20	%I _{оит}
Temperature Monitoring Accuracy	Junction temperature of dPOL controller	-5		+5	°C
Remote Voltage Sense (+VS and -	VS pins) ^e				
Voltage Drop Compensation	Between +VS and VOUT			300	mV
Voltage Drop Compensation	Between -VS and PGND			100	mV

 ⁸ Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. See Rising and Falling Slew Rates.
 ⁹ For remote sense, it is recommended to place a 0.01-0.1μF ceramic capacitor between +VS and –VS pins as close to the dPOL converter as possible.



⁷ Timing based on SD clock and subject to tolerances of SD.

3.5 SIGNAL SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
VDD	Internal supply voltage	3.15	3.3	3.45	V
Logic In Max	Pull Up Logic max safe input			VDD+.4	V
SYNC/DATA Line (SD p	bin)				
ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
VoL	LOW level sink current @ 0.5V	14		60	mA
Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Cnode_sd	Added node capacitance		5	10	pF
lpu_sd	Pull-up current source at Vsd=0V	0.3		1.0	mA
Freq_sd	Clock frequency of external SD line	475		525	kHz
Tsynq	Sync pulse duration	22		28	% of clock cycle
ТО	Data=0 pulse duration	72		78	% of clock cycle
Inputs: ADDR0ADDR	4, EN, IM				
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
RdnL_ADDR	External pull down resistance ADDRX forced low	,		10	kOhm
Power Good and OK In	puts/Outputs				
lup_PG	Pull-up current source input forced low PG	25		110	μA
lup_OK	Pull-up current source input forced low OK	175		725	μA
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
loL	LOW level sink current at 0.5V	4		20	mA
Current Share Bus (CS	pin)				
lup_CS	Pull-up current source at VCS = 0V	0.84		3.1	mA
ViL_CS	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_CS	HIGH level input voltage	0.75 x VDD		VDD+0.5	V
Vhyst_CS	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
loL	LOW level sink current at 0.5V	14		60	mA
Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns



4. PIN ASSIGNMENTS AND DESCRIPTIONS

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
NC	1			Not Used	No internal connection.
NC	2			Not Used	Leave floating
NC	3			Not Used	Leave floating
NC	4			Not Used	Leave floating
ADDR0	5	I	PU	dPOL Address Bit 0	Tie to PGND for 0 or leave floating for 1
ADDR1	6	I	PU	dPOL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR2	7	I	PU	dPOL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR3	8	I	PU	dPOL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR4	9	I	PU	dPOL Address Bit 4	Tie to PGND for 0 or leave floating for 1
CS	10	I/O	PU	Current Share	Connect to CS pins of other dPOLs connected in parallel. Leave floating if not on shared bus.
TRIM	11			Not Used	Leave floating
PG	12	I/O	PU	Power Good	Pin state reflected in Status Register.
SD	13	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
OK	14	I/O	PU	Fault/Status Condition	Connect to OK pin of the DPM and any other dPOLs of the same group.
EN	15			Connect to PGND	Connect to PGND
VREF	16		А	Not Used	Nominally 2.5V. Leave floating
IM	17			Not Used	Leave floating
NC	18			Not Used	Leave floating
VOUT	19-23	Р		Output Voltage	
+VS	24	I	А	Positive Voltage Sense	Connect to the positive point close to the load or VOUT
PGND	25-30	Р		Power Ground	
-VS	31	I	А	Negative Voltage Sense	Connect to the negative point close to the desired sensing point or PGND
VIN	32-36	Р		Input Voltage	


Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up



5. TYPICAL PERFORMANCE CHARACTERISTICS

5.1 THERMAL DE-RATING CURVES

Figure 1 Available output current vs. ambient air temperature and airflow rates for converter DP7007G mounted horizontally with air flowing from input to output, MOSFET temperature ≤ 120°C, Vin = 12 V, Vout = 5 V, and Fsw= 500KHz



5.2 EFFICIENCY CURVES

Figure 3 Efficiency vs. Load. Vin=12V, Fsw=500kHz




Figure 2 Available output current vs. ambient air temperature and airflow rates for converter DP7007G mounted horizontally with air flowing from input to output, MOSFET temperature \leq 120 °C, Vin = 12 V, Vout = 5 V, and Fsw= 1MHzw




Figure 4. Efficiency vs. Output Voltage, Iout=7A, Fsw=500kHz





Figure 5 Dissipation vs Voltage. lout=7A, Fsw=500kHz



bel power solutions & protection

6. PROGRAMMABLE FEATURES

Performance parameters of DP7007G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

CONFIGURATIO	CONFIGURATION REGISTERS					
Name	Register	Address				
PC1	Protection Configuration 1	0x00				
PC2	Protection Configuration 2	0x01				
PC3	Protection Configuration 3	0x02				
TC	Tracking Configuration	0x03				
INT	Interleave and Frequency Configuration	0x04				
DON	Turn-On Delay	0x05				
DOF	Turn-Off Delay	0x06				
VLC	Voltage Loop Configuration	0x07				
CLS	Current Limit Set-point	0x08				
DCL	Duty Cycle Limit	0x09				
PC4	Protection Configuration 4	0x0A				
V1H	Output Voltage Setpoint 1 (Low Byte)	0x0B				
V1L	Output Voltage Setpoint 1 (High Byte)	0x0C				
V2H	Output Voltage Setpoint 2 (Low Byte)	0x0D				
V2L	Output Voltage Setpoint 2 (High Byte)	0x0E				
V3H	Output Voltage Setpoint 3 (Low Byte)	0x0F				
V3L	Output Voltage Setpoint 3 (High Byte)	0x10				
CP	Controller Proportional Coefficient	0x11				
CI	Controller Integral Coefficient	0x12				
CD	Controller Derivative Coefficient	0x13				
B1	Controller Derivative Roll-Off Coefficient	0x14				
STATUS REGIS	TERS					
Name	Register	Address				
RUN	Run enable / status	0x15				
ST	Status	0x16				
MONITORING F						
Name	Register	Address				
VOH	Output Voltage High Byte (Monitoring)	0x17				
VOL	Output Voltage Low Byte (Monitoring)	0x27				
IO	Output Current (Monitoring)	0x18				
TMP	Temperature (Monitoring)	0x19				

Table 1. DP7007G Memory Registers

DP7007G converters can be programmed using the Graphical User Interface or directly via the I²C bus by using high and low level commands as described in the "DPM Programming Manual".

DP7007G parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL output is turned off.



6.1 OUTPUT VOLTAGE

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 6 or directly via the I²C bus by writing into the VOS register shown in Figure 7.




Figure 6. Output Configuration Window

Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.

6.1.1 Output Voltage Setpoint

The output voltage programming range is from 0.7 V to 5.5 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register). Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the l²C bus through register bypass commands and the dPOL will change its output immediately.

VOS: Output Voltage Set-Point Address: 0x0B 0x10								
	Coefficient		Addr	Bits	Default			
V1H	First Vo Setpoint High	First Vo Setpoint High Byte		8				
V1L	First Vo Setpoint Low Byte		0x0C	8				
V2H	Second Vo Setpoint High Byte		0x0D	8				
V2L	Second Vo Setpoint Low	Second Vo Setpoint Low Byte		8				
V3H	Third Vo Setpoint High	Byte	0x0F	8				
V3L	Third Vo Setpoint Low Byte		0x10	8				
Mapping: - 12 bit data - 1LSB = 2.	a word, left aligned 5mV	Note: - all registers are readable and writeable - always write and read the high byte fir						

Figure 7. Output Voltage Setpoint Register VOS

6.1.2 Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Configuration window or directly via the I²C bus using high level commands as described in the "DM7300 Digital Power Manager Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 46.



6.1.3 Output Load Regulation Control

Load Regulation provides for dynamic output voltage change proportional to load current. This feature helps to improve step load response by changing the VI characteristic slope at the point of regulation. This parameter can be programmed in the GUI Output Configuration window shown in Figure 6 or directly via the I²C bus. In the DP7007G Load Regulation can be set to one of eight values: 0, 1.12, 2.23, 3.25, 4.47, 5.59, 6.7, or 7.82 mv/A.





Figure 9 shows a DP7007G dPOL with 0 mv/A (load current) regulation setting. Alternating high and low output load currents causes

large transients in Vout to appear with each change.



As the Load Regulation parameter is increased, step offsets in output voltage begin to appear, as shown in Figure 10.



6.2 SEQUENCING AND TRACKING

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the dPOL Configure Sequencing window shown in Figure 11 or directly via the I²C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 12, Figure 14, and Figure 15.



Figure 11 dPOL Configure Sequencing Window

6.2.1 Turn-On Delay

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.


E	Turn-On Delay Register	
FIGURA 12	TUrn-Un Delav Benister	1 11 11 11
I Iguic IZ		


DON: Tu Address	ırn-On Del : 0x05	ay Config	uration				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DON7	DON6	DON5	DON4	DON3	DON2	DON1	DON0
Bit 7							Bit 0
Bit 7:0	-	ms (defau ms	n delay in Ilt)	ms			

6.2.2 Turn-Off Delay

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 13.







As it can be seen from the figure, the internally calculated delay T_D is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F/dT},$$

For proper operation T_D shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

Figure 14 Turn-Off Delay Register DOF	
Delay Configuration	

DOF: Tu Address	rn-Off Dela : 0x06	ay Configu	ration				
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1
		DOF5	DOF4	DOF3	DOF2	DOF1	DOF0
Bit 7							Bit 0
Bit 7:6	Unimple	mented: r	ead as '0'				
	DOF[5:0] 0x00 = 0 0x01 = 1	ms	delay in m	าร			
Bit 5:0	 0x0B = 1	1ms (defa	ult)				
	 0x3F = 6	3ms					

6.3 TURN-ON/OFF CONTROL

Once delays are accounted for, turn-on and turn-off characteristics are simply a function of slew rates, which are selectable.

6.3.1 Rising and Falling Slew Rates

Output voltage ramp up (and down) control is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 11, which is implemented by the DPM through writing data to the TC register, Figure 15. To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0 V output with a slew rate of 0.5V/ms will require 100 steps duration of 20 μ s each. Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 16 and Figure 21.

During the turn on process, a dPOL not only delivers current required by the load (I_{LOAD}), but also charges the load capacitance. The charging current can be determined from the equation:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C_{LOAD} is load capacitance, dV_R/dt is rising voltage slew rate, and I_{CHG} is charging current.

U R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-0 R/W R2 R1 R0 SC F2 F1 F0 Bit 7 Bit 7 Unimplemented: read as '0' Bit 6:4 R[2:0]: Vo rising slew rate EVENUE EVENUE <t< th=""><th></th></t<>	
Bit 7 Bit Bit 7 Unimplemented: read as '0' Bit 6:4 R[2:0]: Vo rising slew rate	0
Bit 7 Unimplemented: read as '0' Bit 6:4 R[2:0]: Vo rising slew rate	
Bit 6:4 R[2:0] : Vo rising slew rate)
0 = 0.05 V/ms (default when in bus terminator mode)	
1 = 0.1 V/ms (default)	
2 = 0.2 V/ms	
3 = 0.25 V/ms	
4 = 0.5 V/ms 5 = 1.0 V/ms	
5 = 1.0 V/ms 6 = 2.0 V/ms	
7 = Reserved	
Bit 3 SC: Turn-off slew rate control	
0 = disabled	
1 = enabled (default)	
Bit 2:0 F[2:0] : Vo falling slew rate	
0 = -0.05 V/ms	
1 = -0.1 V/ms	
2 = -0.2 V/ms	
3 = -0.25 V/ms (default when in bus terminator mode)	
4 = -0.5 V/ms (default)	
5 = -1.0 V/ms 6 = -2.0 V/ms	
7 = Reserved	

Figure 15 Tracking Configuration Register TC


When selecting the rising slew rate, a user needs to ensure that


$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where I_{OCP} is the overcurrent protection threshold of the dPOL. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dV_R/dt and the overcurrent protection threshold should be programmed to meet the condition above.


6.3.2 Delay and Slew Rate Combination

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.









6.3.2.1 Pre-Bias

In some applications, current leaking from a powered circuit to an unpowered bus, typically through ESD protection diodes, will accumulate charge on the unpowered bus filter capacitors. The d-pwer® controller in the DP7007G holds off turn on its output until the desired ramp up point crosses any pre-bias point, as seen in Figure 20.





Figure 20. Turn On into Prebiased Load. V3 is Prebiased by V2 via a Diode.

Figure 20 was captured with an actual system where a diode was added to pre-bias a 1.5 V bus from a 1.85 V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).



6.4 TURN-OFF CHARACTERISTICS

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.



6.5 FAULTS, ERRORS AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings*, *errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.)

Faults in DP7xxx and DP8xxx series dPOLs include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage detection, and Power Good limits can be programmed in the GUI Output Configuration window (Figure 6) or directly via the I²C bus by writing into the PC2 registers shown in Figure 23.

		<i>c</i>	D · · · /	> 1)			
Address		onfiguration	n Register 2	2 ''			
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
		PGHL	PGLL	OVPL1	OVPL0	UVPL1	UVPL0
Bit 7							Bit 0
Bit7:6	Unimple	emented: r	ead as '0'				
	PGHL: F	Power Goo	d High Lev	el			
Bit 5	1 = 1059	% of Vo					
		% of Vo (de	,				
		ower Good	d Low Leve				
Bit 4	1 = 95%						
		of Vo (def	,				
		Over Voltag	e Protectio	n Level			
D :1 0 0		0% of Vo					
Bit 3:2		0% of Vo	L (- U)				
)% of Vo (c	ietault)				
)% of Vo	an Drotoot	on Loval			
		Inder Volta	•	on Level			
Bit 1:0	00 = 759 01 = 809	% of Vo (d∈	iauli)				
BIL 1.0	10 = 859						
	10 = 00						
1) This ro		only be wr	itton whon	DW/M is no	t activo (P		a (∩')
1111516	gister Call	only be wr	itten when	F VVIVI IS HC	π αυτίνε (Π	ניוטחןייט	50)

Figure 23 Protection Configuration Register PC2



Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI POL Output configuration dialog or in the dPOL's CLS register as shown in Figure 24. Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

CLS: Cur Address:	rent Limit 0x08	Setting					
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1
LR2	LR1	LR0	TCE	CL3	CL2	CL1	CL0
Bit 7							Bit 0
Bit 7:5		/Ω (default V/A/Ω V/A/Ω V/A/Ω V/A/Ω V/A/Ω V/A/Ω	ılation setti :)	ing			
Bit 4	0 = disab			tion for Cu	irrent Limit	ation Enab	le
Bit 3:0	0x0 = 37 0x1 = 47 0xB = 14	% % 0% (defau	lt)	pint when \			ıg

Figure 24 Current Limit Setpoint Register CLS

6.5.1 Warnings

This group includes Overtemperature Warning and Power Good Signal. Warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I²C bus.

6.5.1.1 Overtemperature Warning

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

6.5.1.2 Power Good

Power Good (PG) is an open collector output with a weak constant current pull-up that is pulled low if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 11). This allows using the PG pin to reset load circuits properly. Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 25).

The Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or then when the voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 11).

NOTE: To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.



6.5.2 Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL.

6.5.2.1 Overcurrent Protection

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

Current sensing is across the dPOLs choke. To compensate for copper winding T_{C} compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the I²C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

6.5.2.2 Undervoltage Protection

The undervoltage protection is set as a percent of Vout. It is active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

6.5.2.3 Overtemperature Protection

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 120°C.

6.5.2.4 Tracking Protection

Ramp up and down operations are under control by the dPOL. Tracking protection, however, is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).


The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configure Fault window or directly via the I2C bus by writing into the PC1 register.

6.5.3 Faults and Margining

As noted earlier, UV and OV protection settings are a percentage of Vout. As Vout ramps between nominal, low or high margin values, UVP and OVP limits adjust accordingly. This is illustrated in Figure 25. The middle plot of Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining commands. It shuts off when PG is asserted.



Figure 25. Protection Enable Conditions



6.5.4 Errors

This protection group includes only overvoltage protection.

6.5.4.1 Overvoltage Protection

The overvoltage protection is set as a percentage of Vout. It is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5 V. Also the OV threshold will always be at least 0.25 V above the setpoint.

6.5.5 Fault and Error Latching

The user has the option of setting up any protection option as either latching/non-latching and propagating or non-propagating. Propagation and Latching for each dPOL is set in the GUI (Figure 26) or directly via the I²C by writing into the PC1 register shown in Figure 27.

Type Fault Output S	equen	icing Con	troller		
Trigger		Enable	Latching	Propagate	Turn-Off
Tracking Differential	+			1	Critical
Over-Temperature	+			V	Sequenced
Over-Current	+			V	Critical
Under-Voltage	+			V	Sequenced
Over-Voltage	+		V	V	Emergency

Figure 26. GUI dPOL Fault Latching and Propagation Option Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130 ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.



PC1: Pro	tection Cor	nfiguration	Register 1							
Address:										
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1			
TRE	PVE	TRC	OTC	000	UVC	OVC	PVC			
Bit 7							Bit 0			
	TRE: Tracking fault enable									
Bit 7	1 = enabled									
	0 = disabled									
	PVE: Pha	se voltage	error enab	le						
Bit 6	1 = enabl									
	0 = disab									
		cking Fault	Protectior	n Configura	tion					
Bit 5	1 = latchi	0								
	0 = non-la	0	_							
		er Tempera	ture Prote	ction Config	guration					
Bit 4	1 = latchi	0								
	0 = non-la	0								
		er Current	Protection	Configurat	ion					
Bit 3	1 = latchi	0								
	0 = non-	0								
		der Voltage	Protectior	n Configura	tion					
Bit 2	1 = latchi	5								
	0 = non-	0								
D 114		er Voltage I	Protection	Configurati	on					
Bit 1	1 = latchi	0								
	0 = non-	0	.	0 5						
D :1 0		ase Voltage	Protection	n Configura	tion					
Bit 0	1 = latchi	0								
	0 = non-	latching								

Figure 27 Protection Configuration Register PC1

6.5.6 Fault and Error Turn Off Control

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

Sequenced: Outputs shut down according to ramp down rate control settings. This is the method used when a dPOL is told to do a normal, controlled shut down.

Critical: Both high side and low side switches of the dPOL are turned off instantly

Emergency: The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads

6.5.7 Fault and Error Status

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 28. When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.

R-1	R-0			R/W-1 ¹⁾			
TW	PG	TR	ОТ	00	UV	OV	PV
Bit 7							Bit 0
Bit 7	TW: Te	mperature	e Warning	9			
Bit 6	PG: Po	wer Good	I Warning	(high and	d low)		
Bit 5	TR: Tra	cking Fau	ult				
Bit 4	OT: Ov	er Tempe	rature Fa	ult			
Bit 3	OC : Ov	er Curren	t Fault				
		dar Valta	To Foult				
Bit 2	UV: Un	uervonad					
Bit 2	UV : Un OV : Ov		,				
		er Voltage	,				

Figure 28. Protection Status Register ST



6.5.8 Fault and Error Propagation

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault

6.5.8.1 Fault Propagation

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

6.5.8.2 Grouping of dPOLs

d-pwer[®] dPOLs can be arranged in groups of up to 4, 8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the **DPM / Configure / Devices** dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate through the OK line to other groups, Propagation needs to be checked in the GUI dPOL **Configure / Fault** Management Window shown in Figure 29.




Figure 29 DPM Configure Faults Window

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged. Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 30.

Figure 30 Protection Configuration Register PC3

		-		-	-							
PC3: Pr	otectic	on Configu	ration Regi	ster 3								
Address	s: 0x02											
U	U	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
		TRP	OTP	OCP	UVP	OVP	PVP					
Bit 7							Bit 0					
Bit												
7:6	Unimplemented: Read as '0'											
		•	Protection	Propagatio	n							
Bit 5		isabled										
		nabled										
D'1 4			perature P	rotection P	ropagatio	n						
Bit 4		isabled nabled										
			rent Protec	tion Prona	nation							
Bit 3		isabled		ιοπτορα	gation							
2.00		nabled										
	UVP:	Under Vo	Itage Prote	ction Propa	agation							
Bit 2	0 = d	isabled	0		0							
	1 = e	nabled										
	OVP:	Over Volt	age Protec	tion Propa	gation							
Bit 1		isabled										
		nabled										
Bit 0	PVP:	Reserved										




6.5.9 Front End and Crowbar


If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.


6.5.10 Propagation Examples

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 31. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.










Figure 32 shows a scope capture an actual system when undervoltage error detection is set to not propagate.

In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130 ms hiccup interval is guaranteed regardless of the turn-off delay setting.

The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.

In Figure 33 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.





Figure 34. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)



+1.866.513.2839 tech.support@psbel.com belpowersolutions.com



© 2015 Bel Power Solutions, Inc.

Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 34 until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected. The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups (per configuration in Figure 29) through its connection to their OK line or lines. This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

6.5.11 Protection Summary

A summary of protection support, their parameters and features are shown in Table 2.


CODE	NAME	TYPE	WHEN ACTIVE	TURN OFF	LOW SIDE SWITCH	PROPAGATION	DISABLE
TW	Temperature Warning	Warning	Whenever V_{IN} is applied	No	N/A	Status Bit	No
PG	Power Good	Warning	During steady state	No	N/A	PG	No
TR	Tracking	Fault	During ramp up	Fast	Off	Critical	Yes
ОТ	Overtemperature	Fault	Whenever V_{IN} is applied	Regular	Off	Sequenced or Critical	No
OC	Overcurrent	Fault	When VOUT exceeds prebias	Fast	Off	Critical	No
UV	Undervoltage	Fault	During steady state	Regular	Off	Sequenced or Critical	No
OV	Overvoltage	Error	When VOUT exceeds prebias	Fast	On	Critical or Emergency	No

6.6 OK FAULT AND ERROR CODING

d-pwer[®] dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive information from other devices in the power system belonging to the same group as to the kind of turn-off procedure a device has initiated because of a fault.

Figure 35 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and DPM logic.

Figure 35. OK Severity Encoding Waveforms



Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line.

The chart shows shut down response types as the user can select the kind of response desired for each type of Fault or Error (within the limits of choice provided for each type of Fault or Error) .All dPOL devices in the same Group are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system. And when fault propagation is set to go from one group to another, the encoding is passed along un-changed.

6.7 SWITCHING AND COMPENSATION

d-pwer[®] dPOLs utilize the digital PWM controller. The controller enables users to program performance parameters, such as switching frequency, interleave, duty cycle, PWM limiting and feedback loop compensation.




6.7.1 Switching Frequency

The switching frequency of the DP7007G can be programmed to either 500 KHz or 1MHz in the GUI PWM Controller window shown in Figure 36 or directly via the I²C bus by writing into the INT register shown in Figure 37. Note that the content of the register can be changed only when the dPOL is turned off.

Each dPOL is equipped with a PLL that locks to the 500 KHz SD signal which is generated by the DPM. This sets up for switching actions to be synchronous to the falling edge of SD by all dPOLs, which are thereby kept coordinated to each other.

Although synchronized to SD, switching frequency selection is independent for each dPOL, with the exception of shared load bus groups, where dPOLs attached to a shared load bus are forced to use the same frequency by the GUI.



In some applications, switching at higher frequencies is desirable even though efficiency is lower, because it allows for better transient response or lower application system noise.

6.7.2 Interleave Selection

Within the same PWM dialog is the switching Interleave control. Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and the start of each dPOL PWM cycle. This parameter can be programmed in the dPOL Controller Configure Compensation window or directly via the I²C bus by writing into the INT register in 22.5° steps.

INT: Interleave Configuration Address: 0x04							
R	R	R/W-0	U	R/W-0	R/W-0	R/W-0	R/W-0
PHS1	PHS0	FRQ		INT3	INT2	INT1	INT0
Bit 7							Bit 0
Bit 7:6	 PHS[1:0]: Phase selection 0 = Single phase (PWM0) 1 = Dual phase (PWM0 and PWM2) 2 = Triple phase (PWM0, PWM1 and PWM2) 3 = Quad phase (PWM0, PWM1, PWM2 and PMW3) FRQ: PWM frequency selection 						
Bit 5	0 = 500 kHz (default) 1 = 1000 kHz						
Bit 4	Unimplemented: Read as '0' INT[3:0]: PWM interleave phase with respect to SD line 0x00 = 0° phase lag 0x01 = 22.5° phase lag						
Bit 3:0	0x02 = 45° phase lag						
	0x1F = 337.5° phase lag						

Figure 37 Interleave Configuration Register INT



6.7.3 Interleave and Input Bus Noise

When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 38.





Figure 39 shows the input voltage noise of the three-output system with programmed interleave. Instead of all three dPOLs switching at the same time as in the previous example, the switching cycle of dPOLs V1, V2, and V3 start at 67.5°, 180°, and 303.75° of phase delay, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction.

6.7.4 Interleave and Current Sharing Noise

Similar noise reduction can be achieved on the output of dPOLs connected in parallel. Figure 40 and Figure 41 show the output noise of two dPOLs connected in parallel without and with a 180° interleave, respectively. Resulting noise reduction is more than 2 times and is equivalent to doubling switching frequency or adding extra capacitance on the output of the dPOLs.



6.7.5 Duty Cycle Limit

The DP7007G is a step-down converter therefore V_{OUT} is always less than V_{IN} . The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN.MIN}}$$
,

