![Chipsmall logo]

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

DP7115G
15A DC-DC Intelligent dPOL

Bel Power Solutions **DP7115G** is an intelligent, fully programmable step-down point-of-load DC-DC converter integrating digital power conversion and intelligent power management. It works with the DM7300 Series Digital Power Managers (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7115G are programmable via Bel Power Solutions I^2C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7115G through a self-clocking single wire communication bus.

FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.

Key Features & Benefits

- Input voltage range: 8 V–14 V

- Output voltage range: 0.7 V–5.5 V at 0 – 15 A.

- Programmable dynamic output voltage positioning for better load transient response

- Choice of 500 KHz switching for highest efficiency or 1MHz for lowest ripple noise.

- Flexible Fault Response features

- Multiple turn-on/off slew rates and delays

- Digital Filter Compensation

- Synchronous operation with other supplies

- Real time performance monitoring

- GUI based configuration for short development time.

- Small footprint Vertical format SMT package: 8 x 32 x 14 mm

- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC60950-1

North America
+1-866.513.2839

Asia-Pacific
+86.755.29885888

Europe, Middle East
+353 61 225 977

tech.support@psbel.com
belpowersolutions.com

BCD.00258_AC

DP7115G

1. ORDERING INFORMATION

DP	71	15	G	–	zz
PRODUCT FAMILY	**SERIES**	**OUTPUT CURRENT**	**RoHS COMPLIANCE**	**DASH**	**PACKAGING OPTIONS [1]**
d-pwer®	Intelligent dPOL Converter	15 A	**G** - RoHS compliant for all six substances		**R100** - 100pc T&R **Q1** – 1pc sample for evaluation only

Example: **DP7115G-R100:** A 100-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7115G.

Reference Documents

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I²C Graphical User Interface
- DM00056-KIT USB to I²C Adapter Kit. User Manual

2. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Inductor or Printed Circuit Board (PCB) Temperature	Input Voltage applied	-40	125	°C
Input Voltage	250 ms Transient		15	VDC
Output Current	(See Output Current De-rating Curves)	-12	15	ADC

3. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 8 V to 14 V, output load from 0 to 15 A, ambient temperature from -40°C to 85°C. Test conditions include an output filter with 3 x 330 µF 20 mΩ solid electrolytic, plus 2 x 22 µF X7R ceramic output capacitors, unless otherwise noted.

3.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V_{IN})		8		14	VDC
Input Current (at no load)	V_{IN} = 14.0 V, V_{OUT} = 3.3 V		50		mADC
Undervoltage Lockout	Ramping Up	5		7.5	VDC
	Ramping Down				VDC
VLDO Input Current	Current drawn from the external low voltage supply at VLDO = 8 V		50		mADC

---

[1] Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.

bel POWER SOLUTIONS & PROTECTION
a bel group

BCD.00258_AC

DP7115G

3.2 OUTPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Voltage Range (V$_{OUT}$)		0.7		5.5	VDC
Output Voltage Setpoint Resolution			2.5 mV (1 LSB)		
Output Voltage Setpoint Accuracy	2nd Vo Loop Enabled		±(0.6% + 5 mV)		
Output Current (I$_{OUT}$)	V$_{IN\ MIN}$ to V$_{IN\ MAX}$	-5.5[2]		15	ADC
Line Regulation	V$_{IN\ MIN}$ to V$_{IN\ MAX}$		±0.3		%V$_{OUT}$
Load Regulation	0 to I$_{OUT\ MAX}$		±0.2		%V$_{OUT}$
Dynamic Regulation Peak Deviation Settling Time	Slew rate 1A/µs, 50 -75% load step F$_{SW}$ = 500 kHz to 10% of peak deviation See Output Load Transient Section		50 60		mV µs
Output Voltage Peak-to-Peak Ripple and Noise Scope BW = 20 MHz Full Load	V$_{IN}$ = 8.0 V, V$_{OUT}$ = 0.7 V		10		mV
	V$_{IN}$ = 8.0 V, V$_{OUT}$ = 2.5 V		20		mV
	V$_{IN}$ = 8.0 V, V$_{OUT}$ = 5.5 V		40		mV
	V$_{IN}$ = 14 V, V$_{OUT}$ = 0.7 V		18		mV
	V$_{IN}$ = 14 V, V$_{OUT}$ = 2.5 V		35		mV
	V$_{IN}$ = 14 V, V$_{OUT}$ = 5.5 V		50		mV
Temperature Coefficient	V$_{IN}$ = 12 V, I$_{OUT}$ = 0.5×I$_{OUT\ MAX}$		20		ppm/°C
Switching Frequency	Default		500		kHz
	Programmable to		500 / 1000		kHz
Duty Cycle Limit	Default		90.5		%
	Programmable, 1.56% steps	3.125		100	%

3.3 PROTECTION SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Overcurrent Protection					
Type	Default		Non-Latching, 130 ms period		
	Programmable		Latching/Non-Latching		
Threshold	Default		132		%I$_{OUT}$
	Programmable in 11 steps	36		132	%I$_{OUT}$
Threshold Accuracy		-20		+20	%I$_{OCP.SET}$
Output Overvoltage Protection					
Type	Default		Non-Latching, 130 ms period		
	Programmable		Latching/Non-Latching		
Threshold	Default		130		%V$_{O.SET}$
	Programmable in 10% steps	110		130	%V$_{O.SET}$
Threshold Accuracy	Measured at V$_{O.SET}$ = 2.5 V	-2		2	%V$_{OVP.SET}$
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		µs
Turn Off Behavior[3]	Default		Emergency Off		
	Programmable to		Critical Off / Emergency Off		

---

[2] At negative (sink) output current (bus terminator mode) the efficiency of the DP7115 degrades resulting in increased internal power dissipation and switching noise. Therefore maximum allowable negative current under specific conditions is lower than the current determined from the de-rating curves shown in paragraph.

[3] Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled.

DP7115G

Output Undervoltage Protection

Type	Default	Non-Latching, 130ms period		
	Programmable	Latching/Non-Latching		
Threshold	Default		75	%$V_{O.SET}$
	Programmable in 5% steps	75	90	%$V_{O.SET}$
Threshold Accuracy	Measured at $V_{O.SET}$ = 2.5 V	-2	2	%$V_{UVP.SET}$
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		µs
Turn Off Behavior[3]	Default	Sequenced Off		
	Programmable to	Sequenced / Critical Off		

Overtemperature Protection

Type	Default	Non-Latching, 130 ms period		
	Programmable	Latching/Non-Latching		
Turn Off Threshold	Temperature is increasing	120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP[4]	110		°C
Threshold Accuracy		-5	5	°C
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		µs
Turn Off Behavior[3]	Default	Sequenced Off		
	Programmable to	Sequenced / Critical Off		

Tracking Protection (when Enabled)

Type	Default	Disabled		
	Programmable	Latching/Non-Latching, 130 ms		
Threshold	Enabled during output voltage ramping up		±250	mVDC
Threshold Accuracy		-50	50	mVDC
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		µs

Overtemperature Warning

Threshold	Always enabled, reported in Status register (TW bit)[5]	110		°C
Threshold Accuracy	From Nominal Set Point	-5	+5	°C
Hysteresis		1.7		°C

Power Good Signal (PG pin)

Logic	V_{OUT} is inside the PG window	High		
	V_{OUT} is outside the PG window	Low		
Lower Threshold	Default	90		%$V_{O.SET}$
	Programmable in 5% steps	90	95	%$V_{O.SET}$
Upper Threshold	Default	110		%$V_{O.SET}$
	Programmable in 5% steps	105	110	%$V_{O.SET}$
Threshold Accuracy	Measured at $V_{O.SET}$ = 2.5 V	-2	2	%$V_{O.SET}$
PG On Delay[6]	Default	0		ms
	Programmable at	0, 10, 50, 150		ms
PG Off Delay	Default	PG disabled when $V_{OUT} \leq V_{UV}$ threshold		
	Programmable same as PG On Delay	PG disabled at turn-off command (Reset function)		

---

[4] OTP clears when Overtemp Warning (Status Register TW bit) turns off.
[5] Temp Warning error same sign and proportional with OTP error.
[6] From instant when threshold is exceeded until status of PG signal changes high

bel POWER SOLUTIONS & PROTECTION
a bel group

BCD.00258_AC

DP7115G

3.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Current Share					
Type			Active, Single Line		
Maximum Number of Modules Connected in Parallel	I$_{OUT}$ ≥ 20% I$_{OUT\ NOM}$			4	
Current Share Accuracy	I$_{OUT}$ ≥ 20% I$_{OUT\ NOM}$			±20	%I$_{OUT}$
Interleave					
Interleave (Phase Shift)	Default		0		Degree
	Programmable in 22.5° steps	0		337.5	Degree
Sequencing[7]					
Turn ON Delay	Default		0		ms
	Programmable in 1ms steps	0		255	ms
Turn OFF Delay	Default		0		ms
	Programmable in 1ms steps	0		63	ms
Tracking					
Turn ON Slew Rate	Default		0.05		V/ms
	Programmable in 8 steps	0.05		2.0[8]	V/ms
Turn OFF Slew Rate	Default		-0.05		V/ms
	Programmable in 8 steps	-0.05		-2.0[8]	V/ms
Optimal Voltage Positioning					
Load Regulation	Default		0		mV/A
	Programmable in 7 steps	0		2.45	mV/A
Feedback Loop Compensation					
Proportional (Kr)	Programmable	0.01		2	
Integral (Ti)	Programmable	1		100	µs
Differential (Td)	Programmable	1		100	µs
Differential Roll-Off (Tv)	Programmable	1		100	µs
Monitoring					
Voltage Monitoring Accuracy	12 Bit Resolution over 0.5…5.5V	-0.5		0.5	%
Current Monitoring Accuracy	20% I$_{OUT\ NOM}$ < I$_{OUT}$ < I$_{OUT\ NOM}$	-20		+20	%I$_{OUT}$
Temperature Monitoring Accuracy	Junction temperature of dPOL controller	-5		+5	°C
Remote Voltage Sense (+VS and –VS pins)[9]					
Voltage Drop Compensation	Between +VS and VOUT			300	mV
Voltage Drop Compensation	Between -VS and PGND			100	mV

---

[7] Timing based on SD clock and subject to tolerances of SD.
[8] Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. See Rising and Falling Slew Rates.
[9] For remote sense, it is recommended to place a 0.01-0.1µF ceramic capacitor between +VS and –VS pins as close to the dPOL converter as possible.

DP7115G

3.5 SIGNAL SPECIFICATIONS

PARAMETER	CONDITIONS/DESCRIPTION	MIN	NOM	MAX	UNITS
VDD	Internal supply voltage	3.15	3.3	3.45	V
Logic In Max	Pull Up Logic max safe input			VDD+.4	V
SYNC/DATA Line (SD pin)					
ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
VoL	LOW level sink current @ 0.5V	14		60	mA
Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Cnode_sd	Added node capacitance		5	10	pF
Ipu_sd	Pull-up current source at Vsd = 0 V	0.3		1.0	mA
Freq_sd	Clock frequency of external SD line	475		525	kHz
Tsynq	Sync pulse duration	22		28	% of clock cycle
T0	Data=0 pulse duration	72		78	% of clock cycle
Inputs: ADDR0…ADDR4, EN, IM					
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
RdnL_ADDR	External pull down resistance ADDRX forced low			10	kOhm
Power Good and OK Inputs/Outputs					
Iup_PG	Pull-up current source input forced low PG	25		110	µA
Iup_OK	Pull-up current source input forced low OK	175		725	µA
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
IoL	LOW level sink current at 0.5 V	4		20	mA
Current Share Bus (CS pin)					
Iup_CS	Pull-up current source at VCS = 0 V	0.84		3.1	mA
ViL_CS	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_CS	HIGH level input voltage	0.75 x VDD		VDD+0.5	V
Vhyst_CS	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
IoL	LOW level sink current at 0.5 V	14		60	mA
Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

DP7115G

4. PIN ASSIGNMENTS AND DESCRIPTIONS

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
NC	1			Not Used	No internal connection
IM	2			Not Used	Leave floating
NC	3			Not Used	Leave floating
NC	4			Not Used	Leave floating
NC	5			Not Used	Leave floating
NC	6			Not Used	Leave floating
NC	7			Not Used	Leave floating
NC	8			Not Used	Leave floating
VREF	9		A	Not Used	Nominally 2.5V. Leave unconnected
EN	10			Connect to PGND	Connect to PGND
OK	11	I/O	PU	Fault/Status Condition	Connect to OK pin of the DPM and any other dPOLs of the same group.
SD	12	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
PG	13	I/O	PU	Power Good	Pin state reflected in Status Register.
TRIM	14			Not Used	Leave floating
CS	15	I/O	PU	Current Share	Connect to CS pins of other dPOLs connected in parallel. Leave floating if not on shared bus
ADDR4	16	I	PU	dPOL Address Bit 4	Tie to PGND for 0 or leave floating for 1
ADDR3	17	I	PU	dPOL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR2	18	I	PU	dPOL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR1	19	I	PU	dPOL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR0	20	I	PU	dPOL Address Bit 0	Tie to PGND for 0 or leave floating for 1
-VS	21	I	PU	Negative Voltage Sense	Connect to the negative point close to the load or PGND
+VS	22	I	PU	Positive Voltage Sense	Connect to the positive point close to the load or VOUT
VOUT	23	P		Output Voltage	
PGND	24	P		Power Ground	
VIN	25	P		Input Voltage	

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up

POWER SOLUTIONS & PROTECTION
a bel group

DP7115G

5. TYPICAL PERFORMANCE CHARACTERISTICS

5.1 THERMAL DE-RATING CURVES

Figure 1. Available output current vs. ambient air temperature and airflow rates for converter DP7115G mounted horizontally with air flowing from input to output, MOSFET temperature ≤ 120 °C, Vin = 8 V, Vout = 5 V, and Fsw= 500KHz

Figure 2. Available output current vs. ambient air temperature and airflow rates for converter DP7115G mounted horizontally with air flowing from input to output, MOSFET temperature ≤ 120 °C, Vin = 8 V, Vout = 5 V, and Fsw= 1MHz

Figure 3. Available output current vs. ambient air temperature and airflow rates for converter DP7115G mounted horizontally with air flowing from input to output, MOSFET temperature 120°C, Vin = 12 V, Vout = 5 V, and Fsw= 500KHz

Figure 4. Available output current vs. ambient air temperature and airflow rates for converter DP7115G mounted horizontally with air flowing from input to output, MOSFET temperature 120°C, Vin = 12 V, Vout = 5 V, and Fsw= 1MHz

5.2 EFFICIENCY CURVES

Figure 5. Efficiency vs. Load. Vin=12V, Fsw=500kHz

Figure 6. Efficiency vs. Load. Vin=12V, Fsw=1MHz

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

BCD.00258_AC

DP7115G

Figure 7 Efficiency vs Load, Vin=8V, Fsw=500KHz


Figure 8 Efficiency vs Load. Vin=8V, Fsw=1MHz

Figure 9 Efficiency vs Vout. Fsw=500KHz


Figure 10 Efficiency vs Vout. Fsw=1MHz

5.3 DISSIPATION CURVES

Figure 11. Dissipation vs Voltage. Vin=12V, Fsw=500kHz

Figure 12 Dissipation vs Voltage. Vin=12V, Fsw=1MHz

6. PROGRAMMABLE FEATURES

Performance parameters of DP7115G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

DP7115G converters can be programmed using the Graphical User Interface or directly via the I²C bus by using high and low level commands as described in the '"DPM Programming Manual".

+1.866.513.2839

tech.support@psbel.com

belpowersolutions.com

BCD.00258_AC

DP7115G

DP7115G parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL output is turned off.

Table 1. DP7115G Memory Registers

CONFIGURATION REGISTERS		
Name	**Register**	**Address**
PC1	Protection Configuration 1	0x00
PC2	Protection Configuration 2	0x01
PC3	Protection Configuration 3	0x02
TC	Tracking Configuration	0x03
INT	Interleave and Frequency Configuration	0x04
DON	Turn-On Delay	0x05
DOF	Turn-Off Delay	0x06
VLC	Voltage Loop Configuration	0x07
CLS	Current Limit Set-point	0x08
DCL	Duty Cycle Limit	0x09
PC4	Protection Configuration 4	0x0A
V1H	Output Voltage Setpoint 1 (Low Byte)	0x0B
V1L	Output Voltage Setpoint 1 (High Byte)	0x0C
V2H	Output Voltage Setpoint 2 (Low Byte)	0x0D
V2L	Output Voltage Setpoint 2 (High Byte)	0x0E
V3H	Output Voltage Setpoint 3 (Low Byte)	0x0F
V3L	Output Voltage Setpoint 3 (High Byte)	0x10
CP	Controller Proportional Coefficient	0x11
CI	Controller Integral Coefficient	0x12
CD	Controller Derivative Coefficient	0x13
B1	Controller Derivative Roll-Off Coefficient	0x14
STATUS REGISTERS		
Name	**Register**	**Address**
RUN	Run enable / status	0x15
ST	Status	0x16
MONITORING REGISTERS		
Name	**Register**	**Address**
VOH	Output Voltage High Byte (Monitoring)	0x17
VOL	Output Voltage Low Byte (Monitoring)	0x27
IO	Output Current (Monitoring)	0x18
TMP	Temperature (Monitoring)	0x19

6.1 OUTPUT VOLTAGE

The output voltage can be programmed in the GUI Output Configuration window shown in Figure 13, or directly via the I^{2}C bus by writing into the VOS register shown in Figure 14.

Figure 13. Output Configuration Window

DP7115G

Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.

6.1.1   Output Voltage Setpoint

The output voltage programming range is from 0.7 V to 5.5 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register).

Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the I^{2}C bus through register bypass commands and the dPOL will change its output immediately.

6.1.2   Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Configuration window or directly via the I^{2}C bus using high level commands as described in the "DM7300 Digital Power Manager Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 53.

Figure 14. Output Voltage Setpoint Register VOS

	Coefficient	Addr	Bits	Default
VOS: Output Voltage Set-Point Address: 0x0B … 0x10				
V1H	First Vo Setpoint High Byte	0x0B	8	
V1L	First Vo Setpoint Low Byte	0x0C	8	
V2H	Second Vo Setpoint High Byte	0x0D	8	
V2L	Second Vo Setpoint Low Byte	0x0E	8	
V3H	Third Vo Setpoint High Byte	0x0F	8	
V3L	Third Vo Setpoint Low Byte	0x10	8	

Mapping:	Note:
- 12 bit data word, left aligned	- all registers are readable and writeable
- 1LSB = 2.5mV	- always write and read the high byte first

6.1.3   Output Load Regulation Control

When Load Regulation is programmed to be non-zero, the output voltage will decrease as the output current increases, so the VI characteristic will have a negative slope at the point of regulation This can be programmed in the GUI Output Configuration window shown in Figure 13 or directly via the I^{2}C bus Load Regulation can be set to one of eight values: 0, 0.49, 0.99, 1.48, 1.98, 2.47, 2.97, or 3.46 mv/A.

Figure 15. Optimal Voltage Positioning Concept

DP7115G

Figure 16 shows a DP7115G dPOL with 0 mv/A (load current) regulation. Alternating high and low output load currents causes large transients in Vout to appear with each change.

*Figure 16 Transient Response with Regulation set to 0 mV/A.*

Figure 17 Transient response with non-zero Regulation.

As the Load Regulation parameter is increased, step offsets in output voltage begin to appear, as shown in Figure 17 with non-zero Regulation.

The Load Regulation parameter is an important part of Current Sharing. It is used to set one dPOL as a "master" and all others sharing the load as "slaves". The dPOL with the lowest Regulation parameter sets the effective overall regulation. (See Current Sharing elsewhere in this document.)

6.2 SEQUENCING AND TRACKING

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the dPOL Configure Sequencing window shown in Figure 18 or directly via the I²C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 19, Figure 21, and Figure 22.

Figure 18. dPOL Configure Sequencing Window

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

BCD.00258_AC

DP7115G

6.2.1   Turn-On Delay

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.

Figure 19. Turn-On Delay Register DON

DON: Turn-On Delay Configuration Address: 0x05							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DON7	**DON6**	**DON5**	**DON4**	**DON3**	**DON2**	**DON1**	**DON0**
Bit 7							Bit 0

Bit 7:0	**DON[7:0]**: Turn-On delay in ms 0x00 = 0ms (default) 0x01 = 1ms … 0xFF = 255ms

6.2.2   Turn-Off Delay

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 20.

Figure 20. Relationship between Turn-Off Delay and Falling Slew Rate

As it can be seen from the figure, the internally calculated delay T_D is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F / dT},$$

For proper operation T_D shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

Figure 21. Turn-Off Delay Register DOF

DOF: Turn-Off Delay Configuration Address: 0x06							
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1
---	**---**	**DOF5**	**DOF4**	**DOF3**	**DOF2**	**DOF1**	**DOF0**
Bit 7							Bit 0

Bit 7:6	**Unimplemented:** read as '0'
Bit 5:0	**DOF[5:0]**: Turn-Off delay in ms 0x00 = 0ms 0x01 = 1ms … 0x0B = 11ms (default) … 0x3F = 63ms

POWER SOLUTIONS & PROTECTION
a bel group

BCD.00258_AC

6.3 TURN-ON/OFF CONTROL

Once delays are accounted for, turn-on and turn-off characteristics are simply a function of slew rates, which are selectable.

6.3.1 Rising and Falling Slew Rates

Output voltage ramp up (and down) control is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 18, which is implemented by the DPM through writing data to the TC register, Figure 22.

To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0V output with a slew rate of 0.5V/ms will require 100 steps duration of 20µs each.

Figure 22. Tracking Configuration Register TC

TC: Tracking Configuration
Address: 0x03

U	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
---	R2	R1	R0	SC	F2	F1	F0

Bit 7   Bit 0

Bit 7   **Unimplemented**: read as '0'
            R[2:0]: Vo rising slew rate
            0 = 0.05 V/ms (default when in bus terminator mode)
            1 = 0.1 V/ms (default)
            2 = 0.2 V/ms
Bit 6:4   3 = 0.25 V/ms
            4 = 0.5 V/ms
            5 = 1.0 V/ms
            6 = 2.0 V/ms
            7 = Reserved
            SC: Turn-off slew rate control
Bit 3   0 = disabled
            1 = enabled (default)
            F[2:0]: Vo falling slew rate
            0 = -0.05 V/ms
            1 = -0.1 V/ms
            2 = -0.2 V/ms
Bit 2:0   3 = -0.25 V/ms (default when in bus terminator mode)
            4 = -0.5 V/ms (default)
            5 = -1.0 V/ms
            6 = -2.0 V/ms
            7 = Reserved

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 23 and Figure 28.

During the turn on process, a dPOL not only delivers current required by the load (I_{LOAD}), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C_{LOAD} is load capacitance, dV_R/dt is rising voltage slew rate, and I_{CHG} is charging current.

When selecting the rising slew rate, a user needs to ensure that

$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where I_{OCP} is the overcurrent protection threshold of the dPOL. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dV_R/dt and the overcurrent protection threshold should be programmed to meet the condition above

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

     BCD.00258_AC

DP7115G

6.3.2 Delay and Slew Rate Combination

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.

Figure 23. Tracking Turn-On. Rising Slew Rate is Programmed at 0.5V/ms for each output.

Figure 24. Turn-On with Different Rising Slew Rates. Rising Slew Rates are V1-1V/ms, V2-0.5V/ms, V3-0.2V/ms.

Figure 25. Sequenced Turn-On. Rising Slew Rate is Programmed at 1V/ms. V2 Delay is 2ms, V3 delay is 4ms.

Figure 26 Two outputs delayed 5ms. All slew rates at 0.5V/ms

6.3.3 Pre-Bias

In some applications, power may "leak" from a powered circuit to an unpowered bus, typically through ESD protection diodes. The d-pwer® controller in the DP7115G holds off turn on its output until the desired ramp up point crosses the pre-bias point, as seen in Figure 27.

Figure 27. Turn On into Prebiased Load. V3 is Prebiased by V2 via a Diode.

DP7115G

Figure 27 was captured with an actual system where a diode was added to pre-bias a 1.5V bus from a 1.85V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).

6.4 TURN-OFF CHARACTERISTICS

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.

Figure 28. Tracking Turn-Off. Falling Slew Rate is programmed at 0.5V/ms.

Figure 29. Turn-Off with Tracking and Sequencing. Falling Slew Rate is programmed at 0.5V/ms.

6.5 FAULTS ERRORS AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings*, *errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.)

Faults in DP7xxx and DP8xxx series dPOLs include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage detection, and Power Good limits can be programmed in the GUI Output Configuration window (Figure 13) or directly via the I^{2}C bus by writing into the PC2 registers shown in Figure 30.

DP7115G

Figure 30. Protection Configuration Register PC2

```
PC2: Protection Configuration Register 2 1)
Address: 0x01
```

U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
---	---	**PGHL**	**PGLL**	**OVPL1**	**OVPL0**	**UVPL1**	**UVPL0**

Bit 7   Bit 0

Bit7:6	**Unimplemented**: read as '0'
	PGHL: Power Good High Level
Bit 5	1 = 105% of Vo
	0 = 110% of Vo (default)
	PGLL: Power Good Low Level
Bit 4	1 = 95% of Vo
	0 = 90% of Vo (default)
	OVPL: Over Voltage Protection Level
	00 = 110% of Vo
Bit 3:2	01 = 120% of Vo
	10 = 130% of Vo (default)
	11 = 130% of Vo
	UVPL: Under Voltage Protection Level
	00 = 75% of Vo (default)
Bit 1:0	01 = 80% of Vo
	10 = 85% of Vo
	11 = 90% of Vo

1) This register can only be written when PWM is not active (RUN[RUN] is '0')

Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI dPOL Output configuration dialog or in the dPOL's CLS register as shown in Figure 31.

Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

Figure 31. Current Limit Setpoint Register CLS

```
CLS: Current Limit Setting
Address: 0x08
```

R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1
LR2	**LR1**	**LR0**	**TCE**	**CL3**	**CL2**	**CL1**	**CL0**

Bit 7   Bit 0

	LR[2:0]: Load Regulation setting
	0 = 0 V/A/Ω (default)
	1 = 0.39 V/A/Ω
	2 = 0.78 V/A/Ω
Bit 7:5	3 = 1.18 V/A/Ω
	4 = 1.57 V/A/Ω
	5 = 1.96 V/A/Ω
	6 = 2.35 V/A/Ω
	7 = 2.75 V/A/Ω
	TCE: Temperature Compensation for Current Limitation Enable
Bit 4	0 = disabled
	1 = enabled (default)
	CLS[3:0]: Current Limit set-point when Vo Stationary or Falling
	0x0 = 37%
Bit 3:0	0x1 = 47%
	…
	0xB = 140% (default)
	values higher than 0xB are translated to 0xB (140%)

     BCD.00258_AC

DP7115G

6.5.1   Warnings

This group includes Overtemperature Warning and Power Good Signal. Warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I²C bus.

6.5.1.1 Overtemperature Warning

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

6.5.1.2 Power Good

Power Good (PG) is an open collector output that is pulled low, if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 18). This allows using the PG pin to reset load circuits properly. The Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 32).

The Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or then when the voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 18).

NOTE: To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.

6.5.2   Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL. For UV and OT faults the turn-off can be programmed to sequenced or critical turn-off behavior:

6.5.2.1 Overcurrent Protection

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

Current sensing is across the dPOLs choke. To compensate for copper winding T_C, compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the I²C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

6.5.2.2 Undervoltage Protection

The undervoltage protection is only active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

6.5.2.3 Overtemperature Protection

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 120°C.

DP7115G

6.5.2.4 Tracking Protection

Tracking protection is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configure Fault window or directly via the I²C bus by writing into the PC1 register.

6.5.3   Faults and Margining

As noted earlier, UV and OV protection settings are a percentage of Vout. As Vout ramps between nominal, low or high margin values, UVP and OVP limits adjust accordingly. This is illustrated in Figure 32. The middle Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining command. It shuts off when PG is asserted.

Figure 32. Protection Enable Conditions

6.5.4   Errors

This group includes overvoltage protection.

6.5.4.1 Overvoltage Protection

The overvoltage protection is active whenever the output voltage of the dPOL exceeds the pre-bias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5V. Also the OV threshold will always be at least 0.25V above the setpoint.

6.5.5   Fault and Error Latching

The user has the option of setting up any protection option as either latching/non-latching and propagating or non-propagating.

Propagation and Latching for each dPOL is set in the GUI (Figure 33 below) or directly via the I²C by writing into the PC1 register shown in Figure 34.

Figure 33. GUI dPOL Fault Propagation Option Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.

Figure 34. Protection Configuration Register PC1

PC1: Protection Configuration Register 1
Address: 0x00

R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
TRE	PVE	TRC	OTC	OCC	UVC	OVC	PVC

Bit 7   Bit 0

Bit 7   **TRE**: Tracking fault enable
1 = enabled
0 = disabled

Bit 6   **PVE**: Phase voltage error enable
1 = enabled
0 = disabled

Bit 5   **TRC**: Tracking Fault Protection Configuration
1 = latching
0 = non-latching

Bit 4   **OTC**: Over Temperature Protection Configuration
1 = latching
0 = non-latching

Bit 3   **OCC**: Over Current Protection Configuration
1 = latching
0 = non- latching

Bit 2   **UVC**: Under Voltage Protection Configuration
1 = latching
0 = non- latching

Bit 1   **OVC**: Over Voltage Protection Configuration
1 = latching
0 = non- latching

Bit 0   **PVC**: Phase Voltage Protection Configuration
1 = latching
0 = non- latching

6.5.6 Fault and Error Turn Off Control

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

Sequenced: Outputs shut down according to ramp down rate control settings.

Critical: Both high side and low side switches of the dPOL are turned off instantly.

Emergency: The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads.

6.5.7 Fault and Error Status

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 35.

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.

Figure 35. Protection Status Register ST

```
ST: Status register
Address: 0x16

 R-1      R-0    R/W-1¹⁾  R/W-1¹⁾  R/W-1¹⁾  R/W-1¹⁾  R/W-1¹⁾  R/W-1¹⁾
┌────────┬────────┬────────┬────────┬────────┬────────┬────────┬────────┐
│   TW   │   PG   │   TR   │   OT   │   OC   │   UV   │   OV   │   PV   │
└────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
 Bit 7                                                            Bit 0

Bit 7     TW: Temperature Warning
Bit 6     PG: Power Good Warning (high and low)
Bit 5     TR: Tracking Fault
Bit 4     OT: Over Temperature Fault
Bit 3     OC: Over Current Fault
Bit 2     UV: Under Voltage Fault
Bit 1     OV: Over Voltage Error
Bit 0     PV: Reserved
Note: an activated fault is encoded as '0'
¹⁾  Writing a '1' into a fault/error bit clears a latching fault/error
```

6.5.8   Fault and Error Propagation

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault.

6.5.8.1 Fault Propagation

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

6.5.8.2 Grouping of dPOLs

d-pwer® dPOLs can be arranged in groups of up to 4, 8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the **DPM / Configure / Devices** dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate through the OK line, Propagation needs to be checked in the GUI dPOL **Configure / Fault** Management Window. This read in the dPOLs PC3 register shown in Figure 37.

Figure 36. DPM Configure Faults Window

DP7115G

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged.

Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 37.

Figure 37. Protection Configuration Register PC3

PC3: Protection Configuration Register 3
Address: 0x02

U	U	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
---	---	TRP	OTP	OCP	UVP	OVP	PVP

Bit 7   Bit 0

Bit 7:6   **Unimplemented**: Read as '0'

TRP: Tracking Protection Propagation
Bit 5   0 = disabled
1 = enabled

OTP: Over Temperature Protection Propagation
Bit 4   0 = disabled
1 = enabled

OCP: Over Current Protection Propagation
Bit 3   0 = disabled
1 = enabled

UVP: Under Voltage Protection Propagation
Bit 2   0 = disabled
1 = enabled

OVP: Over Voltage Protection Propagation
Bit 1   0 = disabled
1 = enabled

Bit 0   **PVP**: Reserved

6.5.9   Front End and Crowbar

If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.

6.5.9.1 Propagation Process

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 38. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.

*Figure 38. No Group Fault Propagation*

Figure 39. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching. Ch1 – Vo1, Ch2 – Vo2 (Group A), Ch3 – Vo3 (Group B) Vo4 not shown.

Figure 39 shows a scope capture an actual system when undervoltage error detection is set to not propagate.

In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.

The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.

In Figure 40 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.

Figure 40. Intra Group Fault Propagation

Figure 41. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A. Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A)

Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms, as shown in Figure 41, until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected.

The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups (per configuration in Figure 36) through its connection to their OK line or lines.

This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

6.5.10 Protection Summary

A summary of protection support, their parameters and features are shown in Table 2.

Table 2. Summary of Protection Parameters and Features

CODE	NAME	TYPE	WHEN ACTIVE	TURN OFF	LOW SIDE SWITCH	PROPAGATION	DISABLE
TW	Temperature Warning	Warning	Whenever V_{IN} is applied	No	N/A	Status Bit	No
PG	Power Good	Warning	During steady state	No	N/A	PG	No
TR	Tracking	Fault	During ramp up	Fast	Off	Critical	Yes
OT	Overtemperature	Fault	Whenever V_{IN} is applied	Regular	Off	Sequenced or Critical	No
OC	Overcurrent	Fault	When V_{OUT} exceeds prebias	Fast	Off	Critical	No
UV	Undervoltage	Fault	During steady state	Regular	Off	Sequenced or Critical	No
OV	Overvoltage	Error	When V_{OUT} exceeds prebias	Fast	On	Critical or Emergency	No

POWER
SOLUTIONS &
PROTECTION
a bel group

BCD.00258_AC

6.6 OK CODING OF FAULTS AND ERRORS

d-pwer® dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive fault information from other devices in the power system.

Three (3) different fault severity levels can be propagated / received over the OK line. The severity level encodes the kind of turn-off procedure a device has initiated because of a fault. Other devices on the bus are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system.

Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line.

Figure 42 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and the DPM logic.

Figure 42. OK Severity Encoding Waveforms

6.7 SWITCHING AND COMPENSATION

d-pwer® dPOLs utilize a digital PWM controller. The controller enables users to program performance parameters, such as switching frequency, interleave, duty cycle, PWM limiting and feedback loop compensation.

6.7.1 Switching Frequency

Switching actions of all dPOLs connected to the SD line are synchronized to the master clock generated by the DPM. Each dPOL is equipped with a PLL and generates internal clocking locked to the SD.

The switching frequency of the DP7115G can be programmed to either 500 KHz or 1MHz in the GUI PWM Controller window shown in Figure 43 or directly via the I²C bus by writing into the INT register shown in Figure 44.

Note that the content of the register can be changed only when the dPOL is turned off.

Although synchronized to SD, switching frequencies of each dPOL in a system is independent of every other dPOL, with the exception of shared load bus groups, where are dPOLs sharing the load are forced to use the same frequency by the GUI. Working around this restriction is not recommended.

Figure 43. PWM Controller Window

+1.866.513.2839
tech.support@psbel.com
belpowersolutions.com

DP7115G

In some applications, switching at higher frequencies is desirable because it allows for better transient response. This tends to be true of applications where the output filter capacitance is low.

6.7.2 Interleave

Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and PWM signal of a dPOL. The interleave can be programmed in the dPOL Controller Configure Compensation window or directly via the I²C bus by writing into the INT register.

Figure 44. Interleave Configuration Register INT

INT: Interleave Configuration
Address: 0x04

R	R	R/W-0	U	R/W-0	R/W-0	R/W-0	R/W-0
PHS1	PHS0	FRQ	---	INT3	INT2	INT1	INT0
Bit 7							Bit 0

Bit 7:6	**PHS[1:0]**: Phase selection 0 = Single phase (PWM0) 1 = Dual phase (PWM0 and PWM2) 2 = Triple phase (PWM0, PWM1 and PWM2) 3 = Quad phase (PWM0, PWM1, PWM2 and PMW3)
Bit 5	**FRQ**: PWM frequency selection 0 = 500 kHz (default) 1 = 1000 kHz
Bit 4	**Unimplemented**: Read as '0'
Bit 3:0	**INT[3:0]**: PWM interleave phase with respect to SD line 0x00 = 0° phase lag 0x01 = 22.5° phase lag 0x02 = 45° phase lag … 0x1F = 337.5° phase lag

6.7.3 Interleave and Input Bus Noise

When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 45.

Figure 45. Input Voltage Noise, No Interleave

Figure 46. Input Voltage Noise with Interleave