## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## www.maxim-ic.com

## FEATURES

- Two linear taper potentiometers
- DS1845-010 one $10 \mathrm{k}, 100$ position \& one 10k, 256 position
- DS1845-050 one $10 \mathrm{k}, 100$ position \& one $50 \mathrm{k}, 256$ postition
- DS1845-100 one $10 \mathrm{k}, 100$ position \& one 100k, 256 position
- 256 bytes of EEPROM memory
- Access to data and potentiometer control via an $\mathrm{I}^{2} \mathrm{C}$ compatible 2-wire interface
- External Write Enable pin to protect data and potentiometer settings
- Nonvolatile wiper storage
- Operates from 3 V or 5 V supplies
- Packaging: Flip Chip Package, 16-ball CSBGA, 14-pin TSSOP
- Industrial operating temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$



## DESCRIPTION

The DS1845 Dual NV Potentiometer and Memory consists of one 100-position linear taper potentiometer, one 256-position linear taper potentiometer, 256 bytes of EEPROM memory, and a 2 -wire interface. The device provides an ideal method for setting bias voltages and currents in control applications using a minimum of circuitry. The EEPROM memory allows a user to store configuration or calibration data for a specific system or device as well as provide control of the potentiometer wiper settings. Any type of user information may reside in the first 248 bytes of this memory. The next two addresses of EEPROM memory are for potentiometer settings. Access to this EEPROM is via an industry standard 2-wire bus. The wiper position of the DS1845, as well as EEPROM data, can be hardware write-protected using the Write Protect (WP) input pin. Up to eight DS1845s can be installed on a single 2-wire bus. Access to an individual device is achieved by using a device address that is determined by the logic levels of address pins A0 though A2. Additionally, the DS1845 will operate from 3 volt or 5 volt supplies. Three package options are available: Flip Chip Package, 16-ball CSBGA and 14-pin TSSOP.

## PIN DESCRIPTIONS

| Name | TSSOP | BGA | Description |
| :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\text {CC }}$ | 14 | A3 | Power Supply Terminal. The DS1845 will support supply voltages ranging from +2.7 V to +5.5 V . |
| GND | 7 | D1 | Ground Terminal. |
| SDA | 1 | B2 | 2-Wire serial data interface. The serial data pin is for serial data transfer to and from the DS1845. The pin is open drain and may be wire-ORed with other open drain or open collector interfaces. |
| SCL | 2 | A2 | 2-Wire Serial Clock Input. The serial clock input is used to clock data into the DS1845 on rising edges and clock data out on falling edges. |
| WP | 6 | C1 | Write Protect Input. If set to logic 0 , the data in memory and the potentiometer wiper setting may be changed. If set to logic 1 , both the memory and the potentiometer wiper settings will be write protected. The WP pin is pulled high internally. |
| A0 | 3 | A1 | Address Input. Pins A0, A1, and A2 are used to specify the address of each DS1845 when used in a multi-dropped configuration. Up to eight DS1845s may be addressed on a single 2-wire bus. |
| A1 | 4 | B1 | Address Input. |
| A2 | 5 | C2 | Address Input. |
| H0 | 13 | A4 | High terminal of Potentiometer 0. For both potentiometers, it is not required that the high terminal be connected to a potential greater than the low terminal. Voltage applied to the high terminal of each potentiometer cannot exceed $\mathrm{V}_{\mathrm{CC}}$ or go below ground. |
| H1 | 11 | B3 | High terminal of Potentiometer 1. |
| L0 | 8 | D3 | Low terminal of Potentiometer 0. For both potentiometers, it is not required that the low terminal be connected to a potential less than the high terminal. Voltage applied to the low terminal of each potentiometer cannot exceed $V_{C C}$ or go below ground. |
| L1 | 10 | C4 | Low terminal of Potentiometer 1. |
| W0 | 9 | D4 | Wiper terminal of Pot $\mathbf{0}$. The wiper position of Potentiometer 0 is determined by the byte at EEPROM memory location F9h. Voltage applied to the wiper terminal of each potentiometer cannot exceed the power supply voltage, $\mathrm{V}_{\mathrm{CC}}$, or go below ground. |
| W1 | 12 | B4 | Wiper terminal of Pot 1. The wiper position of Potentiometer 1 is determined by the byte at EEPROM memory location F8h. |
| NC |  | C3 | No Connect. |
| NC |  | D2 | No Connect. |

## DS1845 BLOCK DIAGRAM Figure 1



## MEMORY ORGANIZATION

The DS1845's serial EEPROM is internally organized with 256 words of 1 byte each. Each word requires an 8 -bit address for random word addressing. The byte at address F9h determines the wiper setting for potentiometer 0 , which contains 100 positions. Writing values above 63 h to this address sets the wiper to its uppermost position. The byte at address F8h determines the wiper setting for potentiometer 1, which contains 256 positions ( 00 h to FFh ). The factory default wiper position for both potentiometers is FFh. Memory locations 00 h to F7h are factory programmed to 00 h . Address locations FAh though FFh are reserved and should not be written.

## DEVICE OPERATION

Clock and Data Transitions: The SDA pin is normally pulled high with an external resistor or device. Data on the SDA pin may only change during SCL low time periods. Data changes during SCL high periods will indicate a start or stop conditions depending on the conditions discussed below. Refer to the timing diagram Fig 2 for further details.

Start Condition: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command. Refer to the timing diagram Fig 2 for further details.

Stop Condition: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command places the DS1845 into a low-power mode. Refer to the timing diagram Fig 2 for further details.

Acknowledge: All address and data byte are transmitted via a serial protocol. The DS1845 pulls the SDA line low during the ninth clock pulse to acknowledge that it has received each word.
Standby Mode: The DS1845 features a low-power mode that is automatically enabled after power-on, after a stop command, and after the completion of all internal operations.

2-Wire Interface Reset: After any interruption in protocol, power loss, or system reset, the following steps reset the DS1845.

1. Clock up to nine cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition while SDA is high.

Device Addressing: The DS1845 must receive an 8 -bit device address word following a start condition to enable a specific device for a read or write operation. The address word is clocked into the DS1845 MSB to LSB. The address word consists of Ah (1010) followed by A2, A1, and A0 then the R/W (READ/WRITE) bit. If the R/W bit is high, a read operation is initiated. The R/W is low, a write operation is initiated. For a device to become active, the values of A2, A1 and A0 must be the same as the hard-wired address pins on the DS1845. Upon a match of written and hard-wired addresses, the DS1845 will output a zero for one clock cycle as an acknowledge. If the address does not match the DS1845 returns to a low-power mode.

Write Operations: After receiving a matching address byte with the R/W bit set low, the device goes into the write mode of operation. The master must transmit an 8-bit EEPROM memory address to the device to define the address where the data is to be written. After the reception of this byte, the DS 1845 will transmit a zero for one clock cycle to acknowledge the receipt of the address. The master must then transmit an 8-bit data word to be written into this address. The DS1845 will again transmit a zero for one clock cycle to acknowledge the receipt of the data. At this point the master must terminate the write operation with a stop condition. The DS1845 then enters an internally timed write process $\mathrm{t}_{\mathrm{w}}$ to the EEPROM memory. All inputs are disabled during this byte write cycle.

The DS1845 is capable of an 8-byte page write. A page write is initiated the same way as a byte write, but the master does not send a stop condition after the $1^{\text {st }}$ byte. Instead, after the slave acknowledges receipt of the data byte, the master can send up to seven more bytes using the same nine-clock sequence. The master must terminate the write cycle with a stop condition or the data clocked into the DS1845 will not be latched into permanent memory.

Acknowledge Polling: Once the internally-timed write has started and the DS1845 inputs are disabled, acknowledge polling can be initiated. The process involves transmitting a start condition followed by the device address. The R/W bit signifies the type of operation that is desired. The read or write sequence will only be allowed to proceed if the internal write cycle has completed and the DS1845 responds with a zero.

Read Operations: After receiving a matching address byte with the R/W bit set high, the device goes into the read mode of operation. There are three read operations: current address read, random read and sequential address read.

## CURRENT ADDRESS READ

The DS1845 has an internal address register that maintains the address used during the last read or write operation, incremented by one. This data is maintained as long as $\mathrm{V}_{\mathrm{CC}}$ is valid. If the most recent address was the last byte in memory, then the register resets to the first address. This address stays valid between operations as long as power is available.

Once the device address is clocked in and acknowledged by the DS1845 with the R/W bit set to high, the current address data word is clocked out. The master does not respond with a zero, but does generate a stop condition afterwards.

## RANDOM READ

A random read requires a dummy byte write sequence to load in the data word address. Once the device and data address bytes are clocked in by the master, and acknowledged by the DS1845, the master must generate another start condition. The master now initiates a current address read by sending the device address with the read/write bit set high. The DS1845 will acknowledge the device address and serially clocks out the data byte.

## SEQUENTIAL ADDRESS READ

Sequential reads are initiated by either a current address read or a random address read. After the master receives the first data byte, the master responds with an acknowledge. As long as the DS1845 receives this acknowledge after a byte is read, the master may clock out additional data words from the DS1845. After reaching address FFh, it resets to address 00h.

The sequential read operation is terminated when the master initiates a stop condition. The master does not respond with a zero.

For a more detailed description of 2-wire theory of operation, refer to the following section.

## 2-WIRE SERIAL PORT OPERATION

The 2-wire serial port interface supports a bi-directional data transmission protocol with device addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master." The devices that are controlled by the master are "slaves." The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1845 operates as a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, A2. Timing diagrams for the 2-wire serial port can be found in Figures 2 and 3. Timing information for the 2 -wire serial port is provided in the AC Electrical Characteristics table for 2-wire serial communications.

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.

Start data transfer: A change in the state of the data line from HIGH to LOW while the clock is HIGH defines a START condition.

Stop data transfer: A change in the state of the data line from LOW to HIGH while the clock line is HIGH defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line can be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Figures 2 and 3 detail how data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two types of data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a $9^{\text {th }}$ bit.

Within the bus specifications a regular mode ( 100 kHz clock rate) and a fast mode ( 400 kHz clock rate) are defined. The DS1845 works in both modes.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

1. Data transfer from a master transmitter to a slave receiver. The $1^{\text {st }}$ byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
2. Data transfer from a slave transmitter to a master receiver. The master transmits the $1^{\text {st }}$ byte (the command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a 'not acknowledge' can be returned.

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The DS1845 may operate in the following two modes:

1. Slave receiver mode: Serial data and clock are received through SDA and SCL respectively. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave (device) address and direction bit.
2. Slave transmitter mode: The $1^{\text {st }}$ byte is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1845 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Slave Address: command/control byte is the $1^{\text {st }}$ byte received following the START condition from the master device. The command/control byte consists of a 4-bit control code. For the DS1845, this is set as 1010 binary for read/write operations. The next 3 bits of the command/ control byte are the device select bits or slave address (A2, A1, A0). They are used by the master device to select which of eight devices is to be accessed. When reading or writing the DS1845, the device-select bits must match the device-select pins (A2, A1, A0). The last bit of the command/control byte (R/W) defines the operation to be performed. When set to a 1 a read operation is selected, and when set to a 0 a write operation is selected.

Following the START condition, the DS1845 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving the 1010 control code, the appropriate device address bits, and the read/write bit, the slave device outputs an acknowledge signal on the SDA line.

## WRITE PROTECT

An external pin WP (write protect) protects EEPROM data and potentiometer position from alteration in an application. This pin must be open or tied high to protect data from alteration.

## READING AND WRITING THE POTENTIOMETER VALUES

Reading from and writing to the potentiometers consists of a standard read or write to EEPROM memory at the addresses F8h and F9h. The 8-bit value at address F9h controls the wiper setting for potentiometer 0 , which has 100 positions. The 8 -bit value at address F8h controls the wiper setting of potentiometer 1 , which has 256 positions. Potentiometer 1 may be set to any value between 00 h and FFh. 00 h sets the wiper of potentiometer 1 to its lowest value and FFh sets the wiper to its highest. Potentiometer 0 may be set to any value between 00 h and 63 h . A value of 00 h sets the wiper of potentiometer 0 to its lowest position and 63 h sets the wiper to its highest position. Any hexadecimal value is a valid address. Setting a value greater than the upper limit of the potentiometer's range, 64 h or greater for potentiometer 0 , will result in setting the wiper to its highest position, but the MSB will be ignored.

2- WIRE PROTOCOL DATA TRANSFER PROTOCOL Figure 2


## 2-WIRE AC CHARACTERISTICS Figure 3



## ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature
Programming Temperature
Storage Temperature
Soldering Temperature

$$
\begin{aligned}
& -0.5 \mathrm{~V} \text { to }+6.0 \mathrm{~V} \\
& -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text {; Industrial } \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { See J-STD- } 020 \text { specification }
\end{aligned}
$$

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED OPERATING CONDITIONS
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | +2.7 |  | 5.5 | V | 1 |
| Input Logic 1 | $\mathrm{~V}_{\mathrm{IH}}$ | $.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | 1,3 |
| Input Logic 0 | $\mathrm{~V}_{\mathrm{IL}}$ | -0.5 |  | $.3 \mathrm{~V}_{\mathrm{CC}}$ | V | 1,3 |
| Resistor Inputs | $\mathrm{L}, \mathrm{H}, \mathrm{W}$ | -0.5 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | 1 |

DC ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V$)$

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current Active | $\mathrm{I}_{\mathrm{CC}}$ |  |  |  | 0.5 | mA | 12,13 |
| Input Leakage | $\mathrm{I}_{\text {LI }}$ |  | -1 |  | +1 | ${ }_{\mu \mathrm{A}}$ |  |
| Wiper Resistance <br> 3 V <br> 5 V | $\mathrm{R}_{\mathrm{W}}$ |  |  | $\begin{aligned} & 500 \\ & 250 \end{aligned}$ | $\begin{gathered} 1000 \\ 600 \end{gathered}$ | $\Omega$ |  |
| Wiper Current | IW |  |  |  | 2 | mA |  |
| Input Logic levels A0, A1, A2 |  | Input Logic 1 Input Logic 0 | $\begin{gathered} 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.5 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}+0.5 \\ & 0.3 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | V |  |
| Input Current each I/O pin |  | $\begin{aligned} & 0.4<\mathrm{V}_{\mathrm{I} / \mathrm{O}} \\ & <0.9 \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | -10 |  | +10 | $\mu \mathrm{A}$ |  |
| $\begin{gathered} \text { Standby Current } \\ 3 \mathrm{~V} \\ 5 \mathrm{~V} \\ \hline \end{gathered}$ | $\mathrm{I}_{\text {STBY }}$ |  |  | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | $\mu \mathrm{A}$ | 2 |
| Low Level Output Voltage (SDA) | $\mathrm{V}_{\text {OL1 }}$ | 3 mA sink current | 0.0 |  | 0.4 | V |  |
|  | $\mathrm{V}_{\text {OL2 }}$ | 6 mA sink current | 0.0 |  | 0.6 | V |  |
| I/O Capacitance | $\mathrm{C}_{\text {I/ }}$ |  |  |  | 10 | pF |  |
| WP Internal Pull Up Resistance, $\mathrm{R}_{\mathrm{wp}}$ | $\mathrm{R}_{\text {wp }}$ |  | 40 | 65 | 100 | $\mathrm{k} \Omega$ |  |

ANALOG RESISTOR CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V$)$

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| End-to-End Resistance |  | $25^{\circ} \mathrm{C}$ | -20 |  | +20 | \% |  |
| Absolute Linearity |  | $10 \mathrm{k} \Omega / 100$ pos. $10 \mathrm{k} \Omega / 256$ pos. $20 \mathrm{k} \Omega / 256$ pos. $50 \mathrm{k} \Omega / 256$ pos. $100 \mathrm{k} \Omega / 256$ pos. | $\begin{aligned} & -0.75 \\ & -0.75 \\ & -1.0 \\ & -1.5 \\ & -2.25 \end{aligned}$ |  | $\begin{gathered} +0.75 \\ +0.75 \\ +1.0 \\ +1.5 \\ +2.25 \end{gathered}$ | LSB | 9 |
| Relative Linearity |  | $10 \mathrm{k} \Omega / 100$ pos. <br> all other pots | $\begin{gathered} -0.25 \\ -0.5 \\ \hline \end{gathered}$ |  | $\begin{gathered} +0.25 \\ +0.5 \end{gathered}$ | LSB | 10 |
| -3 dB Cutoff freq. | $\mathrm{f}_{\text {CUTOFF }}$ | DS1845-010 |  | 1 |  | MHz |  |
| End-to-End Temp. Coefficient |  |  |  | 750 |  | ppm $/{ }^{\circ} \mathrm{C}$ | 11 |

AC ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V$)$

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | Fast Mode Standard Mode | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 100 \end{aligned}$ | kHz | 4 |
| Bus free time between STOP and START condition | $\mathrm{t}_{\text {BUF }}$ | Fast Mode Standard Mode | $\begin{aligned} & 1.3 \\ & 4.7 \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| Hold time (repeated) START condition | $\mathrm{t}_{\mathrm{HD}: \mathrm{STA}}$ | Fast Mode Standard Mode | $\begin{aligned} & \hline 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{S}$ | 5 |
| Low period of SCL clock | $\mathrm{t}_{\text {Low }}$ | Fast Mode Standard Mode | $\begin{aligned} & 1.3 \\ & 4.7 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| High period of SCL clock | $\mathrm{t}_{\mathrm{HIGH}}$ | Fast Mode Standard Mode | $\begin{aligned} & \hline 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{S}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ | Fast Mode Standard Mode | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ |  | 0.9 | $\mu \mathrm{s}$ | 6 |
| Data set-up time | $\mathrm{t}_{\text {SU:DAT }}$ | Fast Mode Standard Mode | $\begin{aligned} & 100 \\ & 250 \\ & \hline \end{aligned}$ |  |  | ns |  |
| Start set-up time | $\mathrm{t}_{\text {SU:STA }}$ | Fast Mode Standard Mode | $\begin{aligned} & 0.6 \\ & 4.7 \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| Rise time of both SDA and SCL signals | $\mathrm{t}_{\mathrm{R}}$ | Fast Mode Standard Mode | $\begin{gathered} \hline 20+ \\ 0.1 \mathrm{C}_{\mathrm{B}} \end{gathered}$ |  | $\begin{gathered} \hline 300 \\ 1000 \end{gathered}$ | ns | 7 |
| Fall time of both SDA and SCL signals | $\mathrm{t}_{\mathrm{F}}$ | Fast Mode Standard Mode | $\begin{gathered} 20+ \\ 0.1 \mathrm{C}_{\mathrm{B}} \end{gathered}$ |  | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | ns | 7 |
| Set-up time for STOP condition | $\mathrm{t}_{\text {SU:STO }}$ | Fast Mode Standard Mode | $\begin{aligned} & \hline 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{S}$ |  |
| Capacitive load for each bus line | $\mathrm{C}_{\text {B }}$ |  |  |  | 400 | pF | 7 |
| EEPROM write time | $\mathrm{t}_{\mathrm{W}}$ |  |  | 5 |  | ms | 8 |

## NOTES:

1. All voltages are referenced to ground.
2. $I_{\text {StBy }}$ specified with $\mathrm{V}_{\mathrm{CC}}$ equal 3.0 V and 5.0 V and control port logic pins are driven to the appropriate logic levels. Appropriate logic levels specify that logic inputs are within a 0.5 V of ground or $\mathrm{V}_{\mathrm{CC}}$ for the corresponding inactive state.
3. I/O pins of fast mode devices must not obstruct the SDA and SCL lines if $\mathrm{V}_{\mathrm{CC}}$ is switched off.
4. A fast mode device can be used in a standard mode system, but the requirement $\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}>250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the $\operatorname{SDA}$ line $\mathrm{t}_{\mathrm{RMAX}}+\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}=1000+250=1250 \mathrm{~ns}$ before the SCL line is released.
5. After this period, the first clock pulse is generated.
6. The maximum $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ has only to be met if the device does not stretch the LOW period $\left(\mathrm{t}_{\mathrm{Low}}\right)$ of the SCL signal.
7. $\mathrm{C}_{\mathrm{B}}$ - total capacitance of one bus line in picofarads. Timing referenced to $0.9 \mathrm{~V}_{\mathrm{CC}}$ and $0.1 \mathrm{~V}_{\mathrm{CC}}$.
8. EEPROM write begins after a stop condition occurs.
9. Absolute linearity is used to measure expected wiper voltage as determined by wiper position.
10. Relative linearity is used to determine the change of wiper voltage between two adjacent wiper positions.
11. When used as a rheostat or variable resister the temperature coefficient applies: $750 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. When used as a voltage divider or potentiometer, the effective temperature coefficient approaches $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
12. $\mathrm{I}_{\mathrm{CC}}$ specified with SDA pin open.
13. Maximum Icc is dependent on clock rates.

## ORDERING INFORMATION

| ORDERING <br> NUMBER | PACKAGE | ORERATING TEMPERATURE | VERSION <br> Pot 0/Pot 1 |
| :---: | :---: | :---: | :---: |
| DS1845E-010 | 14 PIN TSSOP (173 MIL) | $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845E-010/T\&R | 14 PIN TSSOP/TAPE \& REEL | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845X-010/T\&R | 14 PIN FLIP CHIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845B-010 | 16 BALL CSBGA (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845E-050 | 14 PIN TSSOP (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845E-050/T\&R | 14 PIN TSSOP/TAPE \& REEL | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845X-050/T\&R | 14 PIN FLIP CHIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845B-050 | 16 BALL CSBGA (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845E-100 | 14 PIN TSSOP (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845E-100/T\&R | 14 PIN TSSOP/TAPE \& REEL | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845X-100/T\&R | 14 PIN FLIP CHIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845B-100 | 16 BALL CSBGA (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845E-100+ | 14 PIN TSSOP LF (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845B-010+T\&R | 16 BALL CSBGA/T\&R LF (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845B-010/T\&R | 16 BALL CSBGA/T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845B-100+ | 16 BALL CSBGA LF (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845E-100+T\&R | 14 PIN TSSOP/T\&R LF (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ |
| DS1845B-010+ | 16 BALL CSBGA LF (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845E-010+ | 14 PIN TSSOP LF (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845E-010+T\&R | 14 PIN TSSOP/T\&R LF | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 10 \mathrm{k} \Omega$ |
| DS1845E-050+T\&R | 14 PIN TSSOP/T\&R LF (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845B-050+ | 16 BALL CSBGA LF (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845E-050+ | 14 PIN TSSOP LF | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845B-020 | 16 BALL CSBGA (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 20 \mathrm{k} \Omega$ |
| DS1845B-050/T\&R | 16 BALL CSBGA/T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845B-050+T\&R | 16 BALL CSBGA/T\&R LF (4X4 MM) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega$ |
| DS1845E-020 | 14 PIN TSSOP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega / 20 \mathrm{k} \Omega$ |

*LF = lead free

