



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




FEATURES

- Fully Compliant with Ultra3, Ultra160, Ultra320, and Ultra2 (LVD only) SCSI
- Provides Low-Voltage Differential (LVD) Termination for Nine Signal Line Pairs
- Zero Temperature Coefficient Termination Resistors
- Autoselection of LVD Termination
- 5% Tolerance on LVD Termination Resistance
- Low Power-Down Capacitance of 3pF
- Built-In Mode Change Filter/Delay
- On-Board Thermal Shutdown Circuitry
- SCSI Bus Hot Plug Compatible

APPLICATIONS

Raid Systems
 SCSI Host Bus Adapter Cards (HBA)
 Servers
 SCSI Cables
 Network Attached Storage (NAS)
 Storage Area Networks (SANs)

PIN CONFIGURATION



ORDERING INFORMATION

PART	TEMP RANGE	VOLTAGE (V)	PIN-PACKAGE	TOP MARK*
DS2120B	0°C to +70°C	5	36 SSOP	DS2120
DS2120B/T&R	0°C to +70°C	5	36 SSOP/Tape and Reel	DS2120
DS2120E	0°C to +70°C	5	28 TSSOP	DS2120
DS2120E+	0°C to +70°C	5	28 TSSOP	DS2120
DS2120E/T&R	0°C to +70°C	5	28 TSSOP/Tape and Reel	DS2120
DS2120E+T&R	0°C to +70°C	5	28 TSSOP/Tape and Reel	DS2120

+ Denotes lead-free/RoHS-compliant package.

* The top mark includes a "+" on lead-free packages.

GENERAL DESCRIPTION

The DS2120 Ultra3 LVD SCSI terminator is a low-voltage differential (LVD) terminator. If the device is connected in an LVD-only bus, the DS2120 uses LVD termination. If any single-ended (SE) or high-voltage differential (HVD) devices are connected to the bus, the DS2120 disconnects from the bus. This is accomplished inside the part automatically by sensing the voltage on the SCSI bus DIFFSENS line.

For the LVD termination, the DS2120 integrates two current sources with nine precision resistor strings. Three DS2120 terminators are needed for a wide SCSI bus.

REFERENCE DOCUMENTS

Small Computer Systems Interface (SCSI-3)	SCSI Parallel Interface (SPI)	Project: 0855-M, 1995
Small Computer Systems Interface (SCSI-3)	SCSI Parallel Interface 2 (SPI-2)	Project: 1142-M, 1998
Small Computer Systems Interface (SCSI-3)	SCSI Parallel Interface 3 (SPI-3)	Project: 1302-D, 1999
Small Computer Systems Interface (SCSI-3)	SCSI Parallel Interface 4 (SPI-4)	Project: 1365-D, 200x

Available from:

American National Standards Institute (ANSI) Phone: 212-642-4900

Global Engineering Documents 15 Inverness Way East; Englewood, CO 80112 Phone: 800-854-7179

FUNCTIONAL DESCRIPTION

The DS2120 combines LVD termination with DIFFSENSE sourcing and detection.

LVD termination is provided by a laser-trimmed resistor biased with two current sources and a common-mode voltage source, generated from a bandgap reference of 1.25V. The configuration is a y-type terminator with a 105 Ω differential and 150 Ω common-mode resistance. A fail-safe bias of 112mV is maintained when no drivers are connected to the SCSI bus. In non-LVD mode, the resistors are isolated from the bus.

The DIFF_CAP pin of DS2120 monitors the DIFFSENS line to determine the proper operating mode of the device. If the voltage on the DIFF_CAP is between 0.7V and 1.9V, the device enters LVD mode after the mode-change delay. If the voltage at the DIFF_CAP later crosses one of the thresholds, the DS2120 again changes modes after the mode-change delay. The mode-change delay is the same when changing in or out of LVD mode. A new mode change can start anytime after a previous mode change has been detected. These modes are the following:

- **LVD Mode:** LVD termination is provided by a precision laser-trimmed resistor string with two current sources. This configuration yields a 105 Ω differential and 150 Ω common-mode impedance. A fail-safe bias of 112mV is maintained when no drivers are connected to the SCSI bus.
- **SE Isolation Mode:** The DS2120 identifies that there is a SE (single-ended) device on the SCSI bus and isolates the termination pins from the bus.
- **HVD Isolation Mode:** The DS2120 identifies that there is an HVD device on the SCSI bus and isolates the termination pins from the bus.

When ISO is pulled high, the termination pins are isolated from the SCSI bus and VREF remains active. The mode-change delay/filter is still active and the LVD pin continues to indicate the correct bus mode.

During thermal shutdown, the termination pins are isolated from the SCSI bus and VREF becomes high impedance. The DIFFSENS driver is shut down during either of these two events. The DIFF_CAP receiver is disabled and the LVD goes low, indicating a non-LVD condition.

To ensure proper operation, the TPWR pin should be connected to the SCSI bus TERMPWR line. As with all analog circuitry, the TERMPWR and V_{DD} lines should be bypassed locally. A $2.2\mu\text{F}$ capacitor and a $0.01\mu\text{F}$ high-frequency capacitor are recommended between TPWR and ground and placed as close as possible to the DS2120. The DS2120 should be placed as close as possible to the SCSI connector to minimize signal and power trace length, thereby lessening input capacitance and reflections that can degrade the bus signals.

To maintain the specified regulation, a $4.7\mu\text{F}$ capacitor is required between the VREF pin and ground of each DS2120. A high-frequency cap ($0.1\mu\text{F}$ ceramic recommended) can also be placed on the VREF pin in applications that use fast rise/fall-time drivers. A typical SCSI bus configuration is shown in Figure 2.

DIFFSENS Noise Filtering: The DS2120 incorporates a digital filter to remove high-frequency transients on the DIFFSENS control line, thereby eliminating erroneous switching between modes. This filter eliminates the need for the external capacitor and resistor, which previously performed this function. The external filter can be used in addition to the digital filter if the DS2120 and DS2118M or DS2119M are to be used interchangeably.

NOTES:

- 1) DIFFSENS: Refers to the SCSI bus signal.
- 2) DIFFSENSE: Refers to the Dallas Semiconductor pin name and internal circuitry relating to differential sensing.

Figure 1. Block Diagram





Figure 2. SCSI Bus Configuration



PIN DESCRIPTION

PIN		NAME	FUNCTION
TSSOP	SSOP		
1	1	VREF	Regulator Output Voltage. 1.25V reference in LVD mode; must be decoupled with a 4.7 μ F cap.
2–5, 7–12, 18–21, 23–26	4–7, 11–16, 22–25, 29–32	RxP, RxN	Signal Termination. Connect to SCSI bus signal lines.
6, 22	8–10, 26–28	HS_GND	Heat Sink Ground. Internally connected to the mounting pad. Should be connected to ground.
13	17	ISO	Isolation. When pulled high, terminating resistors and biasing current sources are isolated from the SCSI bus.
14	18	GND	Signal Ground
15	19	MSTR/SLV	Master/Slave. Mode select for the noncontrolling terminator. When pulled high (MSTR), the DIFFSENS driver is enabled.
16	20	DIFFSENSE	DIFFSENSE. Output to drive the SCSI bus DIFFSENS line.
17	21	DIFF_CAP	DIFFSENSE Capacitor. Connect a 0.1 μ F capacitor for DIFFSENSE filter. Input to detect the type of device (differential or single-ended) on the SCSI bus.
27, 28	36	TPWR	Termination Power. Connect to the SCSI TERMPWR line and decouple with 2.2 μ F capacitor.
—	34	LVD	Low-Voltage Differential. Output of DIFFSENSE receiver; output high indicates LVD bus operation.
—	2, 3, 33, 35	NC	No Connection. Do not connect pins.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Termpower Voltage, LVD Mode	$V_{TPWR(LVD)}$	2.7		5.5	V	
Logic 0	V_{IL}	-0.3		+0.8	V	13
Logic 1	V_{IH}	2.0		$V_{TPWR} + 0.3$	V	13
Operating Temperature	V_{AMB}	0		70	$^{\circ}$ C	

LOW-VOLTAGE DIFFERENTIAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Differential Mode Termination Resistance	R_{DM}	100		110	Ω	
Common Mode Termination Resistance	R_{CM}	110		190	Ω	
Differential Mode Bias	V_{DM}	100		125	mV	2
Common Mode Bias	V_{CM}	1.125		1.375	V	
Output Capacitance	C_{OUT}			3	pF	1
Mode-Change Delay	M_{CD}	0.66	1.25	2	ms	1, 12

DC CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Termpower Current	I_{TPMR}		12	30	mA	2, 3
Input Leakage High	I_{IH}	-1.0			μ A	14, 15
Input Leakage Low	I_{IL}			1.0	μ A	14, 15
Output Current High	I_{OH}			-1.0	mA	4, 6
Output Current Low	I_{OL}	4.0			mA	5, 6
DIFF_CAP LVD Operating Range	V_{LVDOR}	0.7		1.9	V	
DIFFSENSE Driver Output Voltage	V_{DSO}	1.2		1.4	V	7, 8
DIFFSENSE Driver Source Current	I_{DSH}	5		15	mA	7, 9, 11
DIFFSENSE Driver Sink Current	I_{DSL}	20		200	μ A	7, 10, 11
MSTR/SLV Input Leakage	$I_{MSTRSLV}$	-6.5		+125	μ A	
ISO Input Leakage	I_{ISO}	-125		+6.5	μ A	
Thermal Shutdown			150		$^{\circ}$ C	

REGULATOR CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
VREF Line Regulation	L_{REG}		1.0	2.0	%	
VREF Load Regulation	L_{OREG}		1.3	3.5	%	
VREF Current Limit	I_{LIM}			200	mA	
VREF Sink Current	I_{SINK}			200	mA	


NOTES:

- 1) Guaranteed by design.
- 2) All lines open.
- 3) ISO = 1
- 4) $V_{OUT} = 2.4V$
- 5) $V_{OUT} = 0.4V$
- 6) LVD pin only.
- 7) MSTR/SLV = 1
- 8) $I_{DS} = 0$ to 5mA
- 9) $V_{DSO} = 0.0V$
- 10) $V_{DSO} = 2.75V$
- 11) TPWR = 5.5V
- 12) M_{CD} is extended by the RC time constant formed by the resistor connected from DIFFSENSE to DIFF_CAP and the capacitor connected from DIFF_CAP to ground.
- 13) MSTR/SLV and ISO pins.
- 14) Terminator pins only.
- 15) DIFFCAP pin only.

PACKAGE INFORMATION



(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	NEW DRAWING		




NOTES:

1. DIMENSION "D" DOES NOT INCLUDE MOLD MISMATCH, FLASH OR PROTRUSIONS. MOLD MISMATCH, FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.15 PER SIDE.
2. DIMENSION "B" DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.



DIM	MIN	MAX
A	—	1.10
A1	0.05	—
A2	0.75	1.05
c	0.09	0.20
L	0.50	0.75
e1	0.65 BSC	
b	0.18	0.30
D	9.60	9.80
E1	4.40 BSC	
E	6.20	6.60



DETAIL A

DIMENSIONS ARE IN MILLIMETERS

SIGNATURE		DATE				
DOC. CONTROL:						
ENGR. MGR:						
MFG. ENGR:						
TITLE			MARKETING OUTLINE, 28 LD. TSSOP, 4.4 MM BODY			
CHECKED BY:			SIZE	PSCM NO	PART NO.	REV
DRAWN BY:	R.W.E.	8/97	A		56-G2020-001	A
DO NOT SCALE DWG.			SCALE N/A		SHEET 1 OF 1	

PACKAGE INFORMATION (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	NEW DRAWING	1/97	

1 DIMENSIONS D AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.254 MM PER SIDE.

2 SECTION A-A DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.13 TO 0.25 MM FROM THE LEAD TIP.

3 THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.

SEE DETAIL A

h x 45°

SECTION A-A

DETAIL A

DIM	MIN	MAX
A	2.44	2.64
A1	0.12	—
b	0.29	0.43
c	0.23	0.32
D	15.20	15.54
E	10.11	10.52
E1	7.40	7.60
e	0.80	BSC
h	0.25	0.71
L	0.51	1.02

DIMENSIONS ARE IN MILLIMETERS

SIGNATURE	DATE									
DOC. CONTROL:										
ENGR. MGR:										
MFG. ENGR:										
CHECKED BY:										
DRAWN BY: R.W.E.	1/97	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">SIZE</td> <td style="width: 15%;">FSCM NO</td> <td style="width: 40%;">PART NO.</td> <td style="width: 10%;">REV</td> </tr> <tr> <td>A</td> <td></td> <td>56-G2007-001</td> <td>A</td> </tr> </table>	SIZE	FSCM NO	PART NO.	REV	A		56-G2007-001	A
SIZE	FSCM NO	PART NO.	REV							
A		56-G2007-001	A							
DO NOT SCALE DWG.		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">SCALE N/A</td> <td style="width: 50%;">SHEET 1 OF 1</td> </tr> </table>	SCALE N/A	SHEET 1 OF 1						
SCALE N/A	SHEET 1 OF 1									

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products • Printed USA

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.