imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






DS2143/DS2143Q E1 Controller

www.dalsemi.com

FEATURES

- E1/ISDN-PRI framing transceiver
- Frames to CAS, CCS, and CRC4 formats
- Parallel control port
- Onboard two frame elastic store slip buffer
- Extracts and inserts CAS signaling bits
- Programmable output clocks for fractional E1 links, DS0 loopbacks, and drop and insert applications
- Onboard Sa data link support circuitry
- FEBE E-Bit detection, counting and generation
- Pin-compatible with DS2141A T1 Controller
- 5V supply; low power (50 mW) CMOS
- Available in 40-pin DIP and 44-pin PLCC (DS2143Q)

PIN ASSIGNMENT



DESCRIPTION

The DS2143 is a comprehensive, software-driven E1 framer. It is meant to act as a slave or coprocessor to a microcontroller or microprocessor. Quick access via the parallel control port allows a single micro to handle many E1 lines. The DS2143 is very flexible and can be configured into numerous orientations via software. The software orientation of the device allows the user to modify their design to conform to future E1 specification changes. The controller contains a set of 69 8-bit internal registers which the user

can access. These internal registers are used to configure the device and obtain information from the E1 link. The device fully meets al 1 of the latest E1 specifications, including CCITT G.704, G.706, and G.732.

1.0 INTRODUCTION

The DS2143 E1 Controller has four main sections: the receive side, the transmit side, the line interface controller, and the parallel control port. See the Block Diagram. On the receive side, the device will clock in the serial E1 stream via the RPOS and RNEG pins. The synchronizer will locate the frame and multiframe patterns and establish their respective positions. This information will be used by the rest of the receive side circuitry.

The DS2143 is an "off-line" framer, which means that all of the E1 serial stream that goes into the device will come out of it unchanged. Once the E1 data has been framed to, the signaling data can be extracted. The two-frame elastic store can either be enabled or bypassed.

The transmit side clocks in the unframed E1 stream at TSER and add in the framing pattern and the signaling. The line interface control port will update line interface devices that contain a serial port. The parallel control port contains a multiplexed address and data structure which can be connected to either a microcontroller or microprocessor.

Reader's Note:


This data sheet assumes a particular nomenclature of the E1 operating environment. There are 32 8-bit timeslots in an E1 systems which are number 0 to 31. Timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. Timeslot 0 is identical to channel 1, timeslot 1 is identical to channel 2, and so on. Each timeslot (or channel) is made up of 8 bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations will be used:

FAS	Frame Alignment Signal
CRC4	Cyclical Redundancy Check
CAS	Channel Associated Signaling
CCS	Common Channel Signaling
MF	Multiframe
Sa	Additional bits
Si	International bits
E-bit	CRC4 Error Bits

DS2143 FEATURES

- Parallel control port
- Onboard two-frame elastic store
- CAS signaling bit extraction and insertion
- Fully independent transmit and receive sections
- Full alarm detection
- Full access to Si and Sa bits
- Loss of transmit clock detection
- HDB3 coder/decoder
- Full transmit transparency
- Large error counters
- Individual bit-by-bit Sa data link support circuitry
- Programmable output clocks
- Frame sync generation
- Local loopback capability
- Automatic CRC4 E-bit support
- Loss of receive clock detection
- G.802 E1 to T1 mapping support

DS2143 BLOCK DIAGRAM



PIN DE	SCRIPTION	Table	1
PIN	SYMBOL	TYPE	DESCRIPTION
1	TCLK	Ι	Transmit Clock. 2.048 MHz primary clock. A clock must be
			applied at the TCLK pin for the parallel port to operate properly.
2	TSER	Ι	Transmit Serial Data. Transmit NRZ serial data, sampled on the
			falling edge of TCLK.
3	TCHCLK	0	Transmit Channel Clock. 256 kHz clock which pulses high during
			the LSB of each channel. Useful for parallel-to-serial conversion of
			channel data. See Section 13 for timing details.
4	TPOS	0	Transmit Bipolar Data. Updated on rising edge of TCLK. For
5	TNEG	L/O	optical links, can be programmed to output NRZ data.
6-13	AD0-AD7	I/O	Address/Data Bus. An 8-bit multiplexed address/data bus.
14	BTS	I	Bus Type Select. Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of
			RD (DS), ALE(AS), and WR (R/W) pins. If BTS=1, then these pins assume the function listed in parentheses ().
15	$\overline{RD}(DS)$	Ι	Read Input (Data Strobe).
16	$\frac{10}{CS}$	Ι	Chip Select. Must be low to read or write the port.
17	ALE(AS)	Ι	Address Latch Enable (Address Strobe). A positive-going edge
	× ,		serves to demultiplex the bus.
18	\overline{WR} (R/ \overline{W})	Ι	Write Input (Read/Write).
19	RLINK	0	Receive Link Data. Outputs Sa bits. See Section 13 for timing
			details.
20	V _{SS}	-	Signal Ground. 0.0 volts.
21	RLCLK	0	Receive Link Clock. 4 kHz to 20 kHz demand clock for the
			RLINK output. Controlled by RCR2. See Section 13 for timing
		-	details.
22	RCLK	Ι	Receive Clock . 2.048 MHz primary clock. A clock must be applied
22			at the RCLK pin for the parallel port to operate properly.
23	RCHCLK	0	Receive Channel Clock . 256 kHz clock which pulses high during the LSB of each channel. Useful for serial to parallel conversion of
			channel data. See Section 13 for timing details.
24	RSER	0	Receive Serial Data . Received NRZ serial data, updated on rising
21	RoLR		edges of RCLK.
25	RSYNC	I/O	Receive Sync. An extracted pulse, one RCLK wide, is output at this
_			pin which identifies either frame (RCR1.6=0) or multiframe
			boundaries (RCR1.6=1). If the elastic store is enabled via the
			RCR2.1, then this pin can be enabled to be an input via RCR1.5 at
			which a frame boundary pulse is applied. See Section 13 for timing
		ļ	details.
26	RPOS	Ι	Receive Bipolar Data Inputs. Sampled on falling edge of RCLK.
27	RNEG		Tie together to receive NRZ data and disable BPV monitoring circuitry.
28	SYSCLK	Ι	System Clock. 1.544 MHz or 2.048 MHz clock. Only used when
			the elastic store function is enabled via the RCR2.1. Should be tied
			low in applications that do not use the elastic store.

PIN	SYMBOL	TYPE	DESCRIPTION
29	LI_SDI	0	Serial Port Data for the Line Interface . Connects directly to the SDI input pin on the line interface. See Sections 12 and 13 for timing details.
30	LI_CLK	0	Serial Port Clock for the Line Interface. Connects directly to the SCLK input pin on the line interface. See Sections 12 and 13 for timing details.
31	LI_CS	0	Serial Port Chip Select for the Line Interface. Connects directly to the CS input pin on the line interface. See Sections 12 and 13 for timing details.
32 33	RCHBLK TCHBLK	0	Receive/Transmit Channel Block . A user programmable output that can be forced high or low during any of the 32 E1 channels. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used such as Fractional E1 or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications. See Sections 9 and 13 for details.
34	RLOS/LOTC	0	Receive Loss of Sync/Loss of Transmit Clock . A dual function output. If TCR2.0=0, then this pin will toggle high when the synchronizer is searching for the E1 frame and multiframe. If TCR2.0=1, then this pin will toggle high if the TCLK pin has not toggled for 5 µs.
35	INT2	0	Receive Alarm Interrupt 2 . Flags host controller during conditions defined in Status Register 2. Active low, open drain output.
36	INT1	0	Receive Alarm Interrupt 1 . Flags host controller during alarm conditions defined in Status Register 1. Active low, open drain output.
37	TLCLK	0	Transmit Link Clock . 4 kHz to 20 kHz demand clock for the TLINK input. Controlled by TCR2. See Section 13 for timing details.
38	TLINK	Ι	Transmit Link Data . If enabled, this pin will be sampled on the falling edge of TCLK to insert Sa bits. See Section 13 for timing details.
39	TSYNC	I/O	Transmit Sync. A pulse at this pin will establish either frame or CAS multiframe boundaries for the DS2143. Via TCR1.1, the DS2143 can be programmed to output either a frame or multiframe pulse at this pin. See Section 13 for timing details.
40	VDD	-	Positive Supply. 5.0 volts.

DS2143 REGISTER MAP

D32143 N	Laisi		
ADDRESS	HEX	R/W	REGISTER
A7 to A0			NAME
00000000	00	R	Bipolar
			Violation Count
			Register 1.
00000001	01	R	Bipolar
			Violation Count
			Register 2.
00000010	02	R	CRC4 Count
0000010			Register 1.
00000011	03	R	CRC4 Count
0000011	05	IX.	Register 2.
00000100	04	R	E-Bit Count
00000100	04	ĸ	
00000101	07	D	Register 1.
00000101	05	R	E-Bit Count
			Register 2.
00000110	06	R/W	Status Register
			1.
00000111	07	R/W	Status Register
			2.
00001000	08	R/W	Receive
			Information
			Register.
00011110	1E	R	Synchronizer
00011110	112	I.	Status Register.
00010110	16	R/W	Interrupt Mask
00010110	10	1\(\) \\	Register 1.
00010111	17	R/W	Interrupt Mask
00010111	17	10 11	Register 2.
00010000	10	R/W	Receive Control
00010000	10	10 11	Register 1.
00010001	11	R/W	Receive Control
00010001	11	1	Register 2.
00010010	10	D/W	-
00010010	12	R/W	Transmit Control
00010011	10	D (III	Register 1.
00010011	13	R/W	Transmit Control
			Register 2.
00010100	14	R/W	Common
			Control Register.
00010101	15	R/W	Test Register.
00011000	18	W	LI Control
			Register Byte 1.
00011001	19	W	LI Control
00011001		.,	Register Byte 2.
00100000	20	R/W	Transmit Align
00100000	20	17/ 44	Ũ
			Frame Register.

ADDRESS	HEX	R/W	REGISTER	
A7 to A0			NAME	
00100001	21	R/W	Transmit Non-	
			Align Frame	
			Register.	
00101111	2F	R	Receive Align	
			Frame Register.	
00011111	1F	R	Receive Non-	
			Align Frame	
			Register.	
00100010	22	R/W	Transmit	
			Channel	
			Blocking	
			Register 1.	
00100011	23	R/W	Transmit	
			Channel	
			Blocking	
			Register 2.	
00100100	24	R/W	Transmit	
			Channel	
			Blocking	
			Register 3.	
00100101	25	R/W	Transmit	
			Channel	
			Blocking	
			Register 4.	
00100110	26	R/W	Transmit Idle	
			Register 1.	
00100111	27	R/W	Transmit Idle	
			Register 2.	
00101000	28	R/W	Transmit Idle	
			Register 3.	
00101001	29	R/W	Transmit Idle	
			Register 4.	
00101010	2A	R/W	Transmit Idle	
			Definition	
			Register.	
00101011	2B	R/W	Receive Channel	
			Blocking	
			Register 1.	
00101100	2C	R/W	Receive Channel	
			Blocking	
			Register 2.	
00101101	2D	R/W	Receive Channel	
00101101			Blocking	
			Register 3.	
			Register J.	

ADDRESS	HEX	R/W	REGISTER	
A7 to A0			NAME	
00101110	2E	R/W	Receive Channel	
			Blocking	
			Register 4.	
00110000	30	R	Receive	
			Signaling	
			Register 1.	
00110001	31	R	Receive	
			Signaling	
			Register 2.	
00110010	32	R	Receive	
			Signaling	
			Register 3.	
00110011	33	R	Receive	
			Signaling	
			Register 4.	
00110100	34	R	Receive	
			Signaling	
			Register 5.	
00110101	35	R	Receive	
			Signaling	
			Register 6.	
00110110	36	R Receive		
			Signaling	
			Register 7.	
00110111	37	R	Receive	
			Signaling	
			Register 8.	
00111000	38	R	Receive	
			Signaling	
			Register 9.	
00111001	39	R	Receive	
			Signaling	
			Register 10.	
00111010	3A	R	Receive	
			Signaling	
		-	Register 11.	
00111011	3B	R	Receive	
			Signaling	
001111100	22		Register 12.	
00111100	3C	R	Receive	
			Signaling	
0011112		-	Register 13.	
00111101	3D	R	Receive	
			Signaling	
			Register 14.	

ADDRESS	HEX	R/W	REGISTER
A7 to A0			NAME
00111110	3E	R	Receive
			Signaling
			Register 15.
00111111	3F	R	Receive
			Signaling
			Register 16.
01000000	40	R/W	Transmit
			Signaling
			Register 1.
01000001	41	R/W	Transmit
			Signaling
			Register 2.
01000010	42	R/W	Transmit
			Signaling
			Register 3.
01000011	43	R/W	Transmit
			Signaling
			Register 4.
01000100	44	R/W	Transmit
			Signaling
			Register 5.
01000101	45	R/W	Transmit
			Signaling
			Register 6.
01000110	46	R/W	Transmit
			Signaling
			Register 7.
01000111	47	R/W	Transmit
			Signaling
			Register 8.
01001000	48	R/W	Transmit
			Signaling
			Register 9.
01001001	49	R/W	Transmit
	-		Signaling
			Register 10.
01001010	4A	R/W	Transmit
			Signaling
			Register 11.
01001011	4B	R/W	Transmit
			Signaling
			Register 12.
01001100	4C	R/W	Transmit
			Signaling
			Register 13.
		1	

ADDRESS A7 to A0	HEX	R/W	REGISTER NAME
01001101	4D	R/W	Transmit
01001101		10, 11	Signaling
			Register 14.
01001110	4E	R/W	Transmit
			Signaling
			Register 15.
01001111	4F	R/W	Transmit
			Signaling
			Register 16.

Note: All values indicated within the Address column are hexadecimal.

2.0 PARALLEL PORT

The DS2143 is controlled via a multiplexed bidirectional address/data bus by an external microcontroller or microprocessor. The DS2143 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses (). See the timing diagrams in the AC Electrical Characteristics for more details. The multiplexed bus on the DS2143 saves pins because the address information and data information share the same signal paths. The addresses are presented to the pins in the first portion of the bus cycle and data will be transferred on the pins during second portion of the bus cycle. Addresses must be valid prior to the falling edge of ALE(AS), at which time the DS2143 latches the address from the AD0 to AD7 pins. Valid write data must be present and held stable during the later portion of the DS or $\overline{\text{WR}}$ pulses. In a read cycle, the DS2143 outputs a byte of data during the latter portion of the DS or $\overline{\text{RD}}$ pulses. The read cycle is terminated and the bus returns to a high impedance state as $\overline{\text{RD}}$ transitions high in Intel timing or as DS transitions low in Motorola timing.

3.0 CONTROL AND TEST REGISTERS

The operation of the DS2143 is configured via a set of five registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2143 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and a Common Control Register (CCR). Each of the five registers is described in this section.

The Test Register at address 15 hex is used by the factory in testing the DS2143. On power-up, the Test Register should be set to 00 hex in order for the DS2143 to operate properly.

			D52143/D52143Q				
RCR1: RI (MSB)		CONTROL	REGISTER 1 (Address=10 Hex) (LSB)				
RSMF	RSM	RSIO	FRC SYNCE RESYNC				
SYI	MBOL	POSITION	NAME AND DESCRIPTION				
R	SMF	RCR1.7	RSYNC Multiframe Function . Only used if the RSYNC pin is programmed in the multiframe mode (RCR1.6=1). 0 = RSYNC outputs CAS multiframe boundaries 1 = RSYNC outputs CRC4 multiframe boundaries				
R	RSM	RCR1.6	RSYNC Mode Select . 0 = frame mode (see the timing in Section 13) 1 = multiframe mode (see the timing in Section 13)				
R	SIO	RCR1.5	RSYNC I/O Select . 0 = RSYNC is an output (depends on RCR1.6) 1 = RSYNC is an input (only valid if elastic store enabled) (note: this bit must be set to 0 when RCR2.1=0)				
	-	RCR1.4	Not Assigned. Should be set to 0 when written to.				
	-	RCR1.3	Not Assigned. Should be set to 0 when written to.				
F	FRC	RCR1.2	Frame Resync Criteria. 0 = resync if FAS received in error 3 consecutive times 1 = resync if FAS or bit 2 of non-FAS is received in error 3 consecutive times				
SY	YNCE	RCR1.1	Sync Enable. 0 = auto resync enabled 1 = auto resync disabled				
RE	SYNC	RCR1.0	Resync . When toggled from low to high, a resync is initiated. Must be cleared and set again for a subsequent resync.				

SYNC/RESYNC CRITERIA Table 2

FRAME OR MULTIFRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS present in frames N and N + 2, and FAS not present in frame N + 1.	Three consecutive incorrect FAS received. Alternate (RCR1.2=1) the above criteria is met or three consecutive incorrect bit 2 of non-FAS received.	G.706 4.1.1 4.1.2
CRC4	Two valid MF alignment words found within 8 ms.	915 or more CRC4 code words out of 1000 received in error.	G.706 4.2 4.3.2
CAS	Valid MF alignment word found and previous time slot 16 contains code other than all 0s.	Two consecutive MF alignment words received in error.	G.732 5.2

RCR2: RECEIVE CONTROL REGISTER 2 (Address=11 Hex)

(MSB)				,		,	(LSB)
Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	SCLKM	ESE	-
S	SYMBOL	POSITION	NAME ANI	D DESCRIP	TION		
	Sa8S	RCR2.7		ect. Set to 1 ot report the S	to report the S Sa8 bit.	a8 bit at the	RLINK pin;
	Sa7S	RCR2.6		ect. Set to 1 ot report the S	to report the S Sa7 bit.	a7 bit at the	RLINK pin;
	Sa6S	RCR2.5		ect. Set to 1 ot report the S	to report the S Sa6 bit.	a6 bit at the	RLINK pin;
	Sa5S	RCR2.4	Sa5 Bit Select . Set to 1 to report the Sa5 bit at the F set to 0 to not report the Sa5 bit.			RLINK pin;	
	Sa4S	RCR2.3		ect. Set to 1 ot report the S	to report the S Sa4 bit.	a4 bit at the	RLINK pin;
	SCLKM	RCR2.2		Iode Select . LK is 1.544 I LK is 2.048 I			
	ESE	RCR2.1		e Enable. tore is bypass tore is enable			
	-	RCR2.0	Not Assigne	ed. Should be	set to 0 when	written to.	

TCR1: TRANSMIT CONTROL REGISTER 1 (Address=12 Hex)							
(MSB)				•		-	(LSB)
ODF	TFPT	T16S	TUA1	TSiS	TSA1	TSM	TSIO
	ABOL	POSITION TCR1.7	NAME AND DESCRIPTION Output Data Format.				
T	FPT	TCR1.6	1 = NRZ dat Transmit Ti	ata at TPOS a a at TPOS; T	NEG=0. s Through.	1	
_			 0 = FAS bits/Sa bits/Remote Alarm sourced internally from the TAF and TNAF registers. 1 = FAS bits/Sa bits/Remote Alarm sourced from TSER. 				-
Т	16S	TCR1.5	Transmit Timeslot 16 Data Select . 0 = sample timeslot 16 at TSER pin. 1 = source timeslot 16 from TS1 to TS16 registers.				
Τĭ	UA1	TCR1.4	Transmit Unframed All 1s . 0 = transmit data normally. 1 = transmit an unframed all 1s code at TPOS and TNEG.				NEG.
Т	SiS	TCR1.3	Transmit International Bit Select . 0 = sample Si bits at TSER pin. 1 = source Si bits from TAF and TNAF registers (in this mode, TCR1.6 must be set to 0).				n this mode,
T	SA1	TCR1.2	Transmit Signaling All 1s . 0 = normal operation. 1 = force timeslot 16 in every frame to all 1s.				
Т	SM	TCR1.1		ode (see the ti	ming in Secti iframe mode		ng in Section
T	SIO	TCR1.0	TSYNC I/O 0 = TSYNC 1 = TSYNC	is an input.			

ASB)			L REGISTER				(LSB)
Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	-	AEBE	P34F
SYI	MBOL	POSITION	NAME AND D	DESCRIP	ΓΙΟΝ		
S	a8S	TCR2.7	Sa8 Bit Select. pin; set to 0 to 1			Sa8 bit from	the TLINI
S	Sa7S	TCR2.6	Sa7 Bit Select. pin; set to 0 to 1			Sa7 bit from	the TLINI
S	Sa6S	TCR2.5	Sa6 Bit Select. pin; set to 0 to 1			Sa6 bit from	the TLIN
S	Sa5S	TCR2.4	Sa5 Bit Select. pin; set to 0 to 1			Sa5 bit from	the TLIN
S	a4S	TCR2.3	Sa4 Bit Select. pin; set to 0 to 1			Sa4 bit from	the TLIN
	-	TCR2.2	Not Assigned.	Should be	set to 0 when	written to.	
А	EBE	TCR2.1	Automatic E-E 0 = E-bits not a 1 = E-bits autor	utomatical	lly set in the t		ion.
P	234F	TCR2.0	Function of Pi 0 = Receive Lo 1 = Loss of Tra	ss of Sync	. ,		

	CCR: COMMON CONTROL REGISTER (Address=14 Hex)								
(MSB)	THEFT	TODA	TOD O (DOM	DUDDA		(LSB)		
LLB	THDB3	TG802	TCRC4	RSM	RHDB3	RG802	RCRC4		
SYN	BOL	POSITION	NAME ANI) DESCRIPT	TION				
L	LB	CCR.7	Local Looph 0 = loopback 1 = loopback	disabled.					
TH	IDB3	CCR.6	Transmit HDB3 Enable . 0 = HDB3 disabled. 1 = HDB3 enabled.						
TC	G802	CCR.5	Transmit G.802 Enable . See Section 13 for details. 0 = do not force TCHBLK high during bit 1 of timeslot 26. 1 = force TCHBLK high during bit 1 of timeslot 26.						
TC	CRC4	CCR.4	Transmit C 0 = CRC4 di 1 = CRC4 en						
R	SM	CCR.3	Receive Sign 0 = CAS sign 1 = CCS sign	-	Select.				
RH	IDB3	CCR.2	Receive HD 0 = HDB3 di 1 = HDB3 er	isabled.					
RC	G802	CCR.1	0 = do not fo	02 Enable . So orce RCHBLK CHBLK high c	K high during	bit 1 of times	lot 26		
RC	CRC4	CCR.0	Receive CR 0 = CRC4 di 1 = CRC4 en	sabled.					

LOCAL LOOPBACK

When CCR.7 is set to a 1, the DS2143 will enter a Local LoopBack (LLB) mode. This loopback is useful in testing and debugging applications. In LLB, the DS2143 will loop data from the transmit side back to the receive side. This loopback is synonymous with replacing the RCLK input with the TCLK signal, and the RPOS/RNEG inputs with the TPOS/TNEG outputs. When LLB is enabled, the following will occur:

- 1. data at RPOS and RNEG will be ignored;
- 2. all receive side signals will take on timing synchronous with TCLK instead of RCLK;
- 3. all functions are available.

4.0 STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real time status of the DS2143: Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer Status Register (SSR). When a particular event has occurred (or is occurring), the appropriate bit in one of these three registers will be set to a 1. All of the bits in these registers operate in a latched fashion (except for the SSR). This means that if an event occurs and a bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again or if the alarm(s) is still present.

The user will always precede a read of the SR1, SR2, and RIR registers with a write. The byte written to the register will inform the DS2143 which bits the user wishes to read and have cleared. The user will write a byte to one of these three registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location, the read register will be updated with current value and it will be cleared. When a 0 is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that the bit does indeed clear. This second write is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2143 with higher order software languages.

The SSR register operates differently than the other three. It is a read only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the $\overline{INT1}$ and $\overline{INT2}$ pins respectively. Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2) respectively.

RIR: RECEIVE INFORMATION REGISTER (Address=08 Hex) (MSB) (LSB) ESF ESE FASRC CASRC _ _ _ _ **SYMBOL** POSITION NAME AND DESCRIPTION RIR.7 Not Assigned. Could be any value when read. _ RIR.6 Not Assigned. Could be any value when read. RIR.5 Not Assigned. Could be any value when read. _ ESF RIR.4 Elastic Store Full. Set when the elastic store buffer fills and a frame is deleted. ESE Elastic Store Empty. Set when the elastic store buffer empties RIR.3 and a frame is repeated. RIR.2 Not Assigned. Could be any value when read. FASRC RIR.1 FAS Resync Criteria Met. Set when three consecutive FAS words are received in error. CASRC RIR.0 CAS Resync Criteria Met. Set when two consecutive CAS MF alignment words are received in error.

SSR: SYN	SSR: SYNCHRONIZER STATUS REGISTER (Address=1E Hex)								
(MSB)				, ,		,	(LSB)		
CSC5	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA		
SYN	MBOL P	OSITION	NAME ANI	DESCRIPT	ΓΙΟΝ				
C	SC5	SSR.7	CRC4 Sync	Counter Bit	5. MSB of th	e 6-bit counte	er.		
C	SC4	SSR.6	CRC4 Sync Counter Bit 4.						
C	SC3	SSR.5	CRC4 Sync Counter Bit 3.						
C	SC2	SSR.4	CRC4 Sync Counter Bit 2.						
C	SC1	SSR.3	CRC4 Sync to LSB is not		0 . LSB of th	he 6-bit count	ter. The next		
FA	ASSA	SSR.2	•	Active . Set we the FAS level	•	chronizer is s	earching for		
CA	ASSA	SSR.1	CAS MF Sync Active . Set while the synchronizer is for the CAS MF alignment word.						
CR	C4SA	SSR.0	CRC4 MF Sync Active . Set while the synchronizer is searching for the CRC4 MF alignment word.						

CRC4 SYNC COUNTER

The CRC4 Sync Counter increments each time the 8ms CRC4 multiframe search times out. The counter is cleared when the DS2143 has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (CCR.0=0). This counter is useful for determining the amount of time the DS2143 has been searching for synchronization at the CRC4 level. Annex B of CCITT G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400 ms, then the search should be abandoned and proper action taken. The CRC4 Sync Counter will rollover

							D	52145/D52145Q	
		S REG	ISTER 1	(Address=0)6 Hex)				
(MS	,				1	1	1	(LSB)	
RS	SA1 R	DMA	RSA0	SLIP	RUA1	RRA	RCL	RLOS	
	SYMBO	L PO	OSITION	NAME ANI	DESCRIP	ΓΙΟΝ			
RSA1 SR1.7				0	than 3 0s ov	er 16 consecu	tive frames.	f timeslot 16 This alarm is	
	RDMA		SR1.6	Receive Dis frame 0 has is not disable	been set for	2 consecutive	e multiframes	meslot 16 in s. This alarm	
	RSA0		SR1.5	Receive Signaling All 0s . Set when over a full MF, timeslot a contains all 0s.					
	SLIP		SR1.4	Elastic Stor	-	rrence. Set was a frame of da		stic store has	
	RUA1		SR1.3	Receive Unframed All 1s. Set when an unframed all 1s code is received at RPOS and RNEG.					
	RRA		SR1.2	Receive Ren RPOS and R	emote alarm	is received at			
	RCL		SR1.1	Receive Car detected at R	consecutive	nsecutive 0s have been			
RLOS SR1.0				Receive Loss of Sync . Set when the device is not synchronized to the receive E1 stream.					

ALARM CRITERIA Table 2

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU SPEC.
RSA1 (receive signaling all 1s)	over 16 consecutive frames (one full MF) timeslot 16 contains less than 3 0s	over 16 consecutive frames (one full MF) timeslot 16 contains three or more 0s	G.732 4.2
RSA0 (receive signaling all 0s)	over 16 consecutive frames (one full MF) timeslot 16 contains all 0s	over 16 consecutive frames (one full MF) timeslot 16 contains at least a single 1	G.732 5.2
RDMA (receive distant multiframe alarm)	bit 6 in timeslot 16 of frame 0 set to 1 for two consecutive MFs	bit 6 in timeslot 16 of frame 0 set to 0 for two consecutive MFs	O.162 2.1.5
RUA1 (receive unframed all 1s)	less than three 0s in two frames (512 bits)	more than two 0s in two frames (512 bits)	O.162 1.6.1.2
RRA (receive remote alarm)	bit 3 of non-align frame set to 1 for three consecutive occasions	bit 3 of non-align frame set to 0 for three consecutive occasions	0.162 2.1.4
RCL (receive carrier loss)	255 consecutive 0s received	in 255 bit times, at least 32 1s are received	G.775

Note: all the alarm bits in Status Register 1 except the RUA1 will remain set after they are read if the alarm condition still exists; the RUA1 will clear and check the next 512 bits for an all 1s condition at which point it will again be set if the alarm condition still is present.

						D	S2143/DS2143Q	
	ATUS R	EGISTER 2	(Address=0	07 Hex)				
MSB) RMF	RAF	TMF	SEC	TAF	LOTC	RCMF	(LSB) LORC	
	KAF		SEC	ІАГ	LUIC	KUMF	LUKU	
SY	MBOL	POSITION	NAME ANI	D DESCRIP	ΓΙΟΝ			
I	RMF	SR2.7	signaling is	enabled or n	ot) on receiv	2 ms (regard ve multiframe ta is available	boundaries.	
]	RAF	SR2.6	align frames	0	lert the host	0 μs at the 1 that Si and ers.	0 0	
ŗ	ГMF	SR2.5	Transmit Multiframe . Set every 2 ms (regardless if CRC4 enabled) on transmit multiframe boundaries. Used to alert the host that signaling data needs to be updated.					
;	SEC	SR2.4	One-Second RCLK.	l Timer . Set	on increment	nts of 1 seco	nd based on	
,	TAF	SR2.3	align frames	•	ert the host	50 μs at the that the TAF	• •	
L	.OTC	SR2.2	transitioned		nel time (or	the TCLK 3.9 μs). Will RCLK.	-	
R	CMF	SR2.1	boundaries;		e to be set ev	on CRC4 very 2 ms on		
т	OPC	5020	Loss of Da	coive Clear	Sat when	the DCI K	nin has not	

LORC SR2.0 Loss of Receive Clock. Set when the RCLK pin has not transitioned for at least $2 \ \mu s (3 \ \mu s \ \pm 1 \ \mu s)$.

IMR1: INT	IMR1: INTERRUPT MASK REGISTER 1 (Address=16 Hex)									
(MSB)							(LSB)			
RSA1	RDMA	RSA0	SLIP	RUA1	RRA	RCL	RLOS			
SYN	IBOL	POSITION	NAME ANI	D DESCRIPT	ΓΙΟΝ					
R	SA1	IMR1.7	Receive Sign 0 = interrupt 1 = interrupt							
RD	DMA	IMR1.6	Receive Dis 0 = interrupt 1 = interrupt		m.					
R	SA0	IMR1.5	Receive Sign 0 = interrupt 1 = interrupt							
S	LIP	IMR1.4	Elastic Stor 0 = interrupt 1 = interrupt		rence.					
RI	UA1	IMR1.3	Receive Unf 0 = interrupt 1 = interrupt		5.					
R	RA	IMR1.2	Receive Ren 0 = interrupt 1 = interrupt							
R	CL	IMR1.1	Receive Can 0 = interrupt 1 = interrupt	masked.						
RI	LOS	IMR1.0	Receive Los 0 = interrupt 1 = interrupt	masked.						

IMR2: INTERRU	JPT MASK R	REGISTER 2 (Address=17 Hex)
(MSB)		(LSB)
RMF RA	.F TMF	SEC TAF LOTC RCMF LORC
SYMBOL	POSITION	NAME AND DESCRIPTION
RMF	IMR2.7	Receive CAS Multiframe. 0 = interrupt masked. 1 = interrupt enabled.
RAF	IMR2.6	Receive Align Frame. 0 = interrupt masked. 1 = interrupt enabled.
TMF	IMR2.5	Transmit Multiframe . 0 = interrupt masked. 1 = interrupt enabled.
SEC	IMR2.4	 1-Second Timer. 0 = interrupt masked. 1 = interrupt enabled.
TAF	IMR2.3	Transmit Align Frame . 0 = interrupt masked. 1 = interrupt enabled.
LOTC	IMR2.2	Loss Of Transmit Clock. 0 = interrupt masked. 1 = interrupt enabled.
RCMF	IMR2.1	Receive CRC4 Multiframe. 0 = interrupt masked. 1 = interrupt enabled.
LORC	IMR2.0	Loss of Receive Clock. 0 = interrupt masked. 1 = interrupt enabled.

5.0 ERROR COUNT REGISTERS

There are a set of three counters in the DS2143 that record bipolar violations, errors in the CRC4 SMF code words, and E-bits as reported by the far end. Each of these three counters are automatically updated on 1-second boundaries as determined by the 1-second timer in Status Register 2 (SR2.4). Hence, these registers contain performance data from the previous second. The user can use the interrupt from the 1-second timer to determine when to read these registers. The user has a full second to read the counters before the data is lost.

BPVCR1: UPPER BIPOLAR VIOLATION COUNT REGISTER 1 (Address=00 Hex) BPVCR2:

	LOWER BIPOLAR VIOLATION COUNT REGISTER 2 (Address=01 Hex)								
-	(MSB)							(LSB)	_
	BV7	BV6	BV5	BV4	BV3	BV2	BV1	BV0	BPVCR2
	BV15	BV14	BV13	BV12	BV11	BV10	BV9	BV8	BPVCR1

SYMBOL POSITION NAME AND DESCRIPTION

BV15 BPVCR1.7 MSB of the bipolar violation count.

BV0 BPVCR2.0 LSB of the bipolar violation count.

Bipolar Violation Count Register 1 (BPVCR1) is the most significant word and BPVCR2 is the least significant word of a 16-bit counter that records bipolar violations (BPVs). If the HDB3 mode is set for the receive side via CCR.2, then HDB3 code words are not counted. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on a E1 line would have to be greater than 10**-2 before the BPVCR would saturate.

CRCCR1: CRC4 COUNT REGISTER 1 (Address=02 Hex) CRCCR2: CRC4 COUNT REGISTER 2 (Address=03 Hex)

(MSB)							(LSB)	_
CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0	CRCCR2
CRC14	CRC14	CRC13	CRC12	CRC11	CRC10	CRC9	CRC8	CRCCR1

SYMBOL POSITION NAME AND DESCRIPTION

CRC15 CRCCR1.7 MSB of the CRC4 error count.

CRC0 CRCCR2.0 LSB of the CRC4 error count.

CRC4 Count Register 1 (CRCCR1) is the most significant word and CRCCR2 is the least significant word of a 16-bit counter that records word errors in the Cyclic Redundancy Check 4 (CRC4). Since the maximum CRC4 count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of sync occurs at the CAS level.

EBCR2: E-BIT COUNT REGISTER 2 (Address=05 Hex)								
(MSB)				-			(LSB)	_
EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	EBCR2
EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8	EBCR1
SYMBOL POSITION NAME AND DESCRIPTION								

EBCR1: E-BIT COUNT REGISTER 1 (Address=04 Hex) EBCR2: E-BIT COUNT REGISTER 2 (Address=05 Hex)

EB15 EBCR1.7 MSB of the E-Bit error count.

EB0 EBCR2.0 LSB of the E-Bit error count.

E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 16-bit counter that records Far End Block Errors (FEBE) as reported in the first bit of frames 13 and 15 on E1 lines running with CRC4 multiframe. These count registers will increment once each time the received E-bit is set to 0. Since the maximum E-bit count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of sync occurs at the CAS level.

6.0 Sa DATA LINK CONTROL AND OPERATION

The DS2143 provides for access to the proposed E1 performance monitor data link in the Sa bit positions. The device allows access to the Sa bits either via a set of two internal registers (RNAF and TNAF) or via two external pins (RLINK and TLINK).

On the receive side, the Sa bits are always reported in the internal RNAF register (see Section 11 for more details). All five Sa bits are always output at the RLINK pin. See Section 13 for detailed timing. Via RCR2, the user can control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can be used to capture the needed Sa bits.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (TCR1.6=0) or from the external TLINK pin. Via TCR2, the DS2143 can be programmed to source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits through the DS2143 without them being altered, then the device should be set up to source all 5 Sa bits via the TLINK pin and the TLINK pin should be tied to the TSER pin. Please see the timing diagrams and the transmit data flow diagram in Section 13 for examples.

7.0 SIGNALING OPERATION

The Channel Associated Signaling (CAS) bits embedded in the E1 stream can be extracted from the receive stream and inserted into the transmit stream by the DS2143. Each of the 30 channels has 4 signaling bits (A/B/C/D) associated with it. The numbers in parenthesis () are the channel associated with a particular signaling bit. The channel numbers have been assigned as described in the CCITT documents. For example, channel 1 is associated with timeslot 1 and channel 30 is associated with timeslot 31. There is a set of 16 registers for the receive side (RS1 to RS16) and 16 registers on the transmit side (TS1 to TS16). The signaling registers are detailed below.

RS1 TO RS16: RECEIVE SIGNALING REGISTERS ((Address=30 to 3F Hex)
(MSB)	(LSB)

(MSB)							(LSB)	
0	0	0	0	X	Y	X	Χ	RS1 (30)
A(1)	B (1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	RS2 (31)
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	RS3 (32)
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	RS4 (33)
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	RS5 (34)
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	RS6 (35)
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	RS7 (36)
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	RS8 (37)
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	RS9 (38)
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	RS10 (39)
A(10)	B(10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	RS11 (3A)
A(11)	B(11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	RS12 (3B)
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	RS13 (3C)
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	RS14 (3D)
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	RS15 (3E)
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	RS16 (3F)

SYMBOL	POSITION	NAME AND DESCRIPTION

Х	RS1.0/1/3	Spare Bits.

Y RS1.2 Remote Alarm Bit (integrated and reported in SR1.6).

A(1) RS2.7 Signaling Bit A for Channel 1.

D(30) RS16.0 Signaling Bit D for Channel 30.

Each Receive Signaling Register (RS1 to RS16) reports the incoming signaling from two timeslots. The bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can utilize the Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the signaling bits. The user has a full 2 ms to retrieve the signaling bits before the data is lost. The RS registers are updated under all conditions. Their validity should be qualified by checking for synchronization at the CAS level. In CCS signaling mode, RS1 to RS16 can also be used to extract signaling information. Via the SR2.7 bit, the user will be informed when the signaling registers have been loaded with data. The user has 2 ms to retrieve the data before it is lost.

TS1 TO TS16: TRANSMIT SIGNALING REGISTERS (Address=40 to 4F Hex) (MSB) (LSB)

(MSB)							(LSB)	
0	0	0	0	Χ	Y	Χ	X	TS1 (40)
A(1)	B (1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	TS2 (41)
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	TS3(42)
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	TS4 (43)
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	TS5 (44)
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	TS6 (45)
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	TS7 (46)
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	TS8 (47)
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	TS9 (48)
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	TS10 (49)
A(10)	B (10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	TS11 (4A)
A(11)	B (11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	TS12 (4B)
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	TS13(4C)
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	TS14 (4D)
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	TS15 (4E)
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	TS16 (4F)

SYMBOL	POSITION	NAME AND DESCRIPTION
V	TC1 0/1/2	

Х	181.0/1/3	Spare Bits.
Y	TS1.2	Remote Alarm Bit.
A(1)	TS2.7	Signaling Bit A for Channel 1.

D(30) TS16.0 Signaling Bit D for Channel 30.

Each Transmit Signaling Register (TS1 to TS16) contains the CAS bits for two timeslots that will be inserted into the outgoing stream if enabled to do so via TCR1.5. On multiframe boundaries, the DS2143 will load the values present in the Transmit Signaling Register into an outgoing signaling shift register that is internal to the device. The user can utilize the Transmit Multiframe bit in Status Register 2 (SR2.5) to know when to update the signaling bits. The bit will be set every 2 ms and the user has 2 ms to update the TSRs before the old data will be retransmitted.

The TS1 register is special because it contains the CAS multiframe alignment word in its upper nibble. The upper 4 bits must always be set to 0000 or else the terminal at the far end will lose multiframe synchronization. If the user wishes to transmit a multiframe alarm to the far end, then the TS1.2 bit should be set to a 1. If no alarm is to be transmitted, then the TS1.2 bit should be cleared. The three remaining bits in TS1 are the spare bits. If they are not used, they should be set to 1. In CCS signaling mode, TS1 to TS16 can also be used to insert signaling information. Via the SR2.5 bit, the user will be informed when the signaling registers need to be loaded with data. The user has 2 ms to load the data before the old data will be retransmitted.

8.0 TRANSMIT IDLE REGISTERS

There is a set of five registers in the DS2143 that can be used to custom tailor the data that is to be transmitted onto the E1 line, on a channel by channel basis. Each of the 32 E1 channels can be forced to have a user defined idle code inserted into them.