



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

[www.maxim-ic.com](http://www.maxim-ic.com)

### GENERAL DESCRIPTION

The DS21455 and DS21458 are quad monolithic devices featuring independent transceivers that can be software configured for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or Motorola bus operations. The DS21455\* is a direct replacement for the older DS21Q55 quad MCM device. The DS21458, in a smaller package (17mm CSBGA) and featuring an improved controller interface, is software compatible with the older DS21Q55.

\*The JTAG function on the DS21455/DS21458 is a single controller for all four transceivers, unlike the DS21Q55, which has a JTAG controller-per-transceiver architecture.

### APPLICATIONS

Routers  
 Channel Service Units (CSUs)  
 Data Service Units (DSUs)  
 Muxes  
 Switches  
 Channel Banks  
 T1/E1 Test Equipment

### ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE
<b>DS21455</b>	0°C to +70°C	256 BGA (27mm x 27mm)
DS21455+	0°C to +70°C	256 BGA (27mm x 27mm)
DS21455N	-40°C to +85°C	256 BGA (27mm x 27mm)
DS21455N+	-40°C to +85°C	256 BGA (27mm x 27mm)
<b>DS21458</b>	0°C to +70°C	256 CSBGA (17mm x 17mm)
DS21458+	0°C to +70°C	256 CSBGA (17mm x 17mm)
DS21458N	-40°C to +85°C	256 CSBGA (17mm x 17mm)
DS21458N+	-40°C to +85°C	256 CSBGA (17mm x 17mm)

+ Denotes a lead(Pb)-free/RoHS-compliant package.

### FEATURES

*Four Independent Transceivers, Each Having the Following Features:*

- Complete T1 (DS1)/ISDN-PRI/J1 Transceiver Functionality
- Complete E1 (CEPT) PCM-30/ISDN-PRI Transceiver Functionality
- Short- and Long-Haul Line Interface for Clock/Data Recovery and Waveshaping
- CMI Coder/Decoder
- Crystal-Less Jitter Attenuator
- Fully Independent Transmit and Receive Functionality
- Dual HDLC Controllers
- On-Chip Programmable BERT Generator and Detector
- Internal Software-Selectable Receive- and Transmit-Side Termination Resistors for 75Ω/100Ω/120Ω T1 and E1 Interfaces
- Dual Two-Frame Elastic-Store Slip Buffers that can Connect to Asynchronous Backplanes Up to 16.384MHz
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz Clock Output Synthesized to Recovered Network Clock
- Programmable Output Clocks for Fractional T1, E1, H0, and H12 Applications
- Interleaving PCM Bus Operation
- 8-Bit Parallel Control Port, Multiplexed or Nonmultiplexed, Intel or Motorola
- IEEE 1149.1 JTAG-Boundary Scan
- 3.3V Supply with 5V Tolerant Inputs and Outputs
- DS21455 Directly Replaces DS21Q55
- Signaling System 7 (SS7) Support
- RAI-CI, AIS-CI Support

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: [www.maxim-ic.com/errata](http://www.maxim-ic.com/errata).

## DOCUMENT REVISION HISTORY

REVISION	CHANGES
040804	<p>New Product Release.</p>
091304	<ol style="list-style-type: none"> <li>1. An incorrect Device ID was shown in the IDR register. A table was added to clearly show the Device IDs for the DS21455 and DS21458.</li> <li>2. Corrected multiple incorrect pin names in Figure 5-2. The pin names were changed to match the correct pin names shown in Table 5-2.           <ul style="list-style-type: none"> <li>Pin A1 was changed from TNEG0 to TNEGO3.</li> <li>Pin F11 was changed from TLINK3 to TLINK2.</li> <li>Pin K1 was changed from RTIP to RTIP1.</li> <li>Pin K9 was changed from UNUSED to N.C.</li> <li>Pin K15 was changed from JSTRST to TSTRST.</li> <li>Pin P3 was changed from UNUSED to N.C.</li> </ul> </li> <li>3. The 8X clock reference was removed from Figure 3-1 and Figure 3-2.</li> <li>4. The thermal data shown in Section 37 was corrected and the LQFP package information was removed.</li> <li>5. The supply current shown in Section 37 was corrected and a typical power dissipation number was added, as well as a note explaining the testing conditions.</li> </ol>
101304	Removed CCR4.0, CCR4.1, CCR4.2, and CCR4.3 bits from CCR4. These were listed as User Programmable Outputs but these do not exist on the DS21458 or the DS21455.
042105	Removed references to TESO and TDATA in the pin description list, as these pins are not available on the DS21455/DS21458.
081805	Added the MCLKS bit to CCR1.7 (was missing in previous data sheet revisions) in Section <a href="#">12</a> .
042106	Replaced Figure 25-5 and Figure 25-6, added Table 25-6 and Table 25-7.
052406	Added lead-free part numbers to <i>Ordering Information</i> table (page 1).
051507	Removed description for RCL pin (device does not have this pin) (page 23); corrected register setting for Transmit Signaling Registers E1 CCS mode (page 102).

## TABLE OF CONTENTS

<b>1. DESCRIPTION .....</b>	<b>9</b>
1.1 STANDARDS .....	10
<b>2. FEATURE HIGHLIGHTS.....</b>	<b>11</b>
2.1 GENERAL .....	11
2.2 LINE INTERFACE .....	11
2.3 CLOCK SYNTHESIZER .....	11
2.4 JITTER ATTENUATOR .....	12
2.5 FRAMER/FORMATTER .....	12
2.6 SYSTEM INTERFACE.....	13
2.7 HDLC CONTROLLERS.....	13
2.8 TEST AND DIAGNOSTICS .....	13
2.9 EXTENDED SYSTEM INFORMATION BUS .....	14
2.10 CONTROL PORT .....	14
<b>3. BLOCK DIAGRAM .....</b>	<b>15</b>
<b>4. DS21455/DS21458 DELTA .....</b>	<b>17</b>
4.1 PACKAGE .....	17
4.2 CONTROLLER INTERFACE.....	17
4.3 ESIB FUNCTION .....	17
4.4 FRAMER/LIU INTERIM SIGNALS .....	17
<b>5. PIN FUNCTION DESCRIPTION.....</b>	<b>20</b>
5.1 TRANSMIT SIDE PINS .....	20
5.2 RECEIVE SIDE PINS .....	22
5.3 PARALLEL CONTROL PORT PINS .....	24
5.4 EXTENDED SYSTEM INFORMATION BUS .....	26
5.5 JTAG TEST ACCESS PORT PINS .....	26
5.6 LINE INTERFACE PINS .....	27
5.7 SUPPLY PINS .....	28
5.8 PIN DESCRIPTIONS .....	29
5.9 PACKAGES .....	39
<b>6. PARALLEL PORT .....</b>	<b>41</b>
6.1 REGISTER MAP .....	41
<b>7. SPECIAL PER-CHANNEL REGISTER OPERATION .....</b>	<b>46</b>
<b>8. PROGRAMMING MODEL.....</b>	<b>48</b>
8.1 POWER-UP SEQUENCE .....	49
8.1.1 <i>Master Mode Register</i> .....	49
8.2 INTERRUPT HANDLING .....	50
8.3 STATUS REGISTERS .....	50
8.4 INFORMATION REGISTERS .....	51
8.5 INTERRUPT INFORMATION REGISTERS .....	51
<b>9. CLOCK MAP .....</b>	<b>52</b>
<b>10. T1 FRAMER/FORMATTER CONTROL REGISTERS .....</b>	<b>53</b>
10.1 T1 CONTROL REGISTERS.....	53
10.2 T1 TRANSMIT TRANSPARENCY .....	58
10.3 AIS-CI AND RAI-CI GENERATION AND DETECTION.....	59
10.4 T1 RECEIVE-SIDE DIGITAL-MILLIWATT CODE GENERATION.....	60
10.5 T1 INFORMATION REGISTER.....	62
<b>11. E1 FRAMER/FORMATTER CONTROL REGISTERS .....</b>	<b>64</b>
11.1 E1 CONTROL REGISTERS .....	64
11.2 AUTOMATIC ALARM GENERATION .....	68
11.2.1 <i>Auto AIS</i> .....	68
11.2.2 <i>Auto RAI</i> .....	68
11.2.3 <i>Auto E-Bit</i> .....	68
11.2.4 <i>G.706 CRC-4 Interworking</i> .....	68
11.3 E1 INFORMATION REGISTERS.....	69
<b>12. COMMON CONTROL AND STATUS REGISTERS.....</b>	<b>71</b>

<b>13. I/O PIN CONFIGURATION OPTIONS .....</b>	<b>78</b>
<b>14. LOOPBACK CONFIGURATIONS .....</b>	<b>80</b>
14.1 PER-CHANNEL PAYLOAD LOOPBACK .....	83
<b>15. ERROR COUNT REGISTERS .....</b>	<b>85</b>
15.1 LINE CODE VIOLATION COUNT REGISTER (LCVCR) .....	86
15.1.1 <i>T1 Operation</i> .....	86
15.1.2 <i>E1 Operation</i> .....	86
15.2 PATH CODE VIOLATION COUNT REGISTER (PCVCR) .....	88
15.2.1 <i>T1 Operation</i> .....	88
15.2.2 <i>E1 Operation</i> .....	88
15.3 FRAMES OUT OF SYNC COUNT REGISTER (FOSCR) .....	89
15.3.1 <i>T1 Operation</i> .....	89
15.3.2 <i>E1 Operation</i> .....	89
15.4 E-BIT COUNTER REGISTER (EBCR) .....	90
<b>16. DS0 MONITORING FUNCTION .....</b>	<b>91</b>
16.1 TRANSMIT DS0 MONITOR REGISTERS .....	91
16.2 RECEIVE DS0 MONITOR REGISTERS .....	92
<b>17. SIGNALING OPERATION .....</b>	<b>93</b>
17.1 RECEIVE SIGNALING .....	93
17.1.1 <i>Processor-Based Receive Signaling</i> .....	94
17.1.2 <i>Hardware-Based Receive Signaling</i> .....	94
17.2 TRANSMIT SIGNALING .....	100
17.2.1 <i>Processor-Based Transmit Signaling</i> .....	100
17.2.2 <i>Software Signaling Insertion Enable Registers, E1 CAS Mode</i> .....	104
17.2.3 <i>Software Signaling Insertion Enable Registers, T1 Mode</i> .....	106
<b>18. PER-CHANNEL IDLE CODE GENERATION .....</b>	<b>108</b>
18.1 IDLE CODE PROGRAMMING EXAMPLES .....	109
<b>19. CHANNEL BLOCKING REGISTERS .....</b>	<b>113</b>
<b>20. ELASTIC STORES OPERATION .....</b>	<b>116</b>
20.1 RECEIVE SIDE .....	119
20.1.1 <i>T1 Mode</i> .....	119
20.1.2 <i>E1 Mode</i> .....	119
20.2 TRANSMIT SIDE .....	120
20.2.1 <i>T1 Mode</i> .....	120
20.2.2 <i>E1 Mode</i> .....	120
20.3 ELASTIC STORES INITIALIZATION .....	120
20.4 MINIMUM-DELAY MODE .....	121
<b>21. G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY) .....</b>	<b>122</b>
<b>22. T1 BIT ORIENTED CODE (BOC) CONTROLLER .....</b>	<b>123</b>
22.1 TRANSMIT BOC.....	123
22.2 RECEIVE BOC.....	123
<b>23. ADDITIONAL (Sa) AND INTERNATIONAL (SI) BIT OPERATION (E1 ONLY) .....</b>	<b>127</b>
23.1 HARDWARE SCHEME (METHOD 1) .....	127
23.2 INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME (METHOD 2) .....	127
23.3 INTERNAL REGISTER SCHEME BASED ON CRC-4 MULTIFRAME (METHOD 3) .....	130
<b>24. HDLC CONTROLLERS .....</b>	<b>141</b>
24.1 BASIC OPERATION DETAILS .....	141
24.2 HDLC CONFIGURATION .....	143
24.2.1 <i>FIFO Control</i> .....	145
24.3 HDLC MAPPING .....	146
24.3.1 <i>Receive</i> .....	146
24.3.2 <i>Transmit</i> .....	148
24.3.3 <i>FIFO Information</i> .....	153
24.3.4 <i>Receive Packet Bytes Available</i> .....	153
24.3.5 <i>HDLC FIFOS</i> .....	154
24.4 RECEIVE HDLC CODE EXAMPLE .....	155
24.5 LEGACY FDL SUPPORT (T1 MODE) .....	155

24.5.1	<i>Receive Section</i>	155
24.5.2	<i>Transmit Section</i>	157
24.6	D4/SLC-96 OPERATION	157
<b>25.</b>	<b>LINE INTERFACE UNIT (LIU)</b>	<b>158</b>
25.1	LIU OPERATION	159
25.2	LIU RECEIVER	159
25.2.1	<i>Receive Level Indicator</i>	160
25.2.2	<i>Receive G.703 Section 10 Synchronization Signal</i>	160
25.2.3	<i>Monitor Mode</i>	160
25.3	LIU TRANSMITTER	161
25.3.1	<i>Transmit Short-Circuit Detector/Limiter</i>	161
25.3.2	<i>Transmit Open-Circuit Detector</i>	161
25.3.3	<i>Transmit BPV Error Insertion</i>	162
25.3.4	<i>Transmit G.703 Section 10 Synchronization Signal (E1 Mode)</i>	162
25.4	MCLK PRESCALER	162
25.5	JITTER ATTENUATOR	162
25.6	CMI (CODE MARK INVERSION) OPTION	163
25.7	LIU CONTROL REGISTERS	164
25.8	RECOMMENDED CIRCUITS	173
25.9	COMPONENT SPECIFICATIONS	175
<b>26.</b>	<b>PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION</b>	<b>179</b>
<b>27.</b>	<b>BERT FUNCTION</b>	<b>186</b>
27.1	BERT REGISTER DESCRIPTION	187
27.2	BERT REPETITIVE PATTERN SET	192
27.3	BERT BIT COUNTER	193
27.4	BERT ERROR COUNTER	194
<b>28.</b>	<b>PAYLOAD ERROR INSERTION FUNCTION</b>	<b>195</b>
28.1	NUMBER OF ERROR REGISTERS	197
28.1.1	<i>Number of Errors Left Register</i>	198
<b>29.</b>	<b>INTERLEAVED PCM BUS OPERATION</b>	<b>199</b>
29.1	CHANNEL INTERLEAVE MODE	199
29.2	FRAME INTERLEAVE MODE	199
<b>30.</b>	<b>EXTENDED SYSTEM INFORMATION BUS (ESIB)</b>	<b>202</b>
<b>31.</b>	<b>PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER</b>	<b>208</b>
<b>32.</b>	<b>FRACTIONAL T1/E1 SUPPORT</b>	<b>209</b>
<b>33.</b>	<b>USER-PROGRAMMABLE OUTPUT PINS</b>	<b>210</b>
<b>34.</b>	<b>TRANSMIT FLOW DIAGRAMS</b>	<b>211</b>
<b>35.</b>	<b>JTAG-BOUNDARY-SCAN ARCHITECTURE AND TEST-ACCESS PORT</b>	<b>216</b>
35.1	INSTRUCTION REGISTER	220
35.2	TEST REGISTERS	222
35.3	BOUNDARY SCAN REGISTER	222
35.4	BYPASS REGISTER	222
35.5	IDENTIFICATION REGISTER	222
<b>36.</b>	<b>FUNCTIONAL TIMING DIAGRAMS</b>	<b>228</b>
36.1	T1 MODE	228
36.2	E1 MODE	238
<b>37.</b>	<b>OPERATING PARAMETERS</b>	<b>251</b>
<b>38.</b>	<b>AC TIMING PARAMETERS AND DIAGRAMS</b>	<b>253</b>
38.1	MULTIPLEXED BUS AC CHARACTERISTICS	253
38.2	NONMULTIPLEXED BUS AC CHARACTERISTICS	256
38.3	RECEIVE SIDE AC CHARACTERISTICS	259
38.4	TRANSMIT AC CHARACTERISTICS	265
<b>39.</b>	<b>PACKAGE INFORMATION</b>	<b>269</b>

## LIST OF FIGURES

Figure 3-1. DS21458 Block Diagram.....	15
Figure 3-2. DS21455 Block Diagram.....	16
Figure 4-1. DS21455 Framer/LIU Interim Signals .....	18
Figure 4-2. DS21458 Framer/LIU Interim Signals .....	19
Figure 5-1. DS21455 Pin Diagram, 27mm BGA.....	39
Figure 5-2. DS21458 Pin Diagram, 17mm CSBGA.....	40
Figure 8-1. Programming Sequence.....	48
Figure 9-1. Clock Map .....	52
Figure 14-1. Normal Signal Flow Diagram .....	80
Figure 17-1. Simplified Diagram of Receive Signaling Path.....	93
Figure 17-2. Simplified Diagram of Transmit Signaling Path.....	100
Figure 21-1. CRC-4 Recalculate Method .....	122
Figure 25-1. Basic Balanced Network Connections .....	158
Figure 25-2. Basic Unbalanced Network Connections .....	159
Figure 25-3. Typical Monitor Application .....	160
Figure 25-4. CMI Coding .....	163
Figure 25-5. Software-Selected Termination, Metallic Protection .....	173
Figure 25-6. Software-Selected Termination, Longitudinal Protection.....	174
Figure 25-7. E1 Transmit Pulse Template .....	176
Figure 25-8. T1 Transmit Pulse Template .....	176
Figure 25-9. Jitter Tolerance.....	177
Figure 25-10. Jitter Attenuation (T1 Mode).....	177
Figure 25-11. Jitter Attenuation (E1 Mode) .....	178
Figure 29-1. IBO Example .....	201
Figure 30-1. DS21455 ESIB Group .....	203
Figure 30-2. DS21458 ESIB Group .....	204
Figure 34-1. T1 Transmit Data Flow .....	211
Figure 34-2. T1 Transmit Data Flow (continued).....	212
Figure 34-3. E1 Transmit Data Flow.....	213
Figure 34-4. E1 Transmit Data Flow (continued).....	214
Figure 34-5. E1 Transmit Data Flow (continued).....	215
Figure 35-1. JTAG Functional Block Diagram.....	216
Figure 35-2. TAP Controller State Diagram.....	219
Figure 36-1. Receive Side D4 Timing.....	228
Figure 36-2. Receive Side ESF Timing .....	229
Figure 36-3. Receive Side Boundary Timing (With Elastic Store Disabled).....	230
Figure 36-4. Receive Side 1.544MHz Boundary Timing (With Elastic Store Enabled) .....	231
Figure 36-5. Receive Side 2.048MHz Boundary Timing (With Elastic Store Enabled) .....	232
Figure 36-6. Transmit Side D4 Timing .....	233
Figure 36-7. Transmit Side ESF Timing .....	234
Figure 36-8. Transmit Side Boundary Timing (With Elastic Store Disabled).....	235
Figure 36-9. Transmit Side 1.544MHz Boundary Timing (With Elastic Store Enabled) .....	236
Figure 36-10. Transmit Side 2.048MHz Boundary Timing (With Elastic Store Enabled) .....	237
Figure 36-11. Receive Side Timing .....	238
Figure 36-12. Receive Side Boundary Timing (With Elastic Store Disabled).....	239
Figure 36-13. Receive Side Boundary Timing, RSYSCLK = 1.544MHz (With Elastic Store Enabled) .....	240
Figure 36-14. Receive Side Boundary Timing, RSYSCLK = 2.048MHz (With Elastic Store Enabled) .....	241
Figure 36-15. Receive IBO Channel Interleave Mode Timing .....	242
Figure 36-16. Receive IBO Frame Interleave Mode Timing .....	243
Figure 36-17. G.802 Timing, E1 Mode Only .....	244
Figure 36-18. Transmit Side Timing .....	245
Figure 36-19. Transmit Side Boundary Timing (With Elastic Store Disabled).....	246
Figure 36-20. Transmit Side Boundary Timing, TSYSCLK = 1.544MHz (With Elastic Store Enabled) .....	247
Figure 36-21. Transmit Side Boundary Timing, TSYSCLK = 2.048MHz (With Elastic Store Enabled) .....	248
Figure 36-22. Transmit IBO Channel Interleave Mode Timing .....	249
Figure 36-23. Transmit IBO Frame Interleave Mode Timing .....	250
Figure 38-1. Intel Bus Read Timing (BTS = 0 / MUX = 1) .....	254

---

Figure 38-2. Intel Bus Write Timing (BTS = 0 / MUX = 1) .....	254
Figure 38-3. Motorola Bus Timing (BTS = 1 / MUX = 1).....	255
Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0) .....	257
Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0) .....	257
Figure 38-6. Motorola Bus Read Timing (BTS = 1 / MUX = 0) .....	258
Figure 38-7. Motorola Bus Write Timing (BTS = 1 / MUX = 0) .....	258
Figure 38-8. Receive Side Timing, Elastic Store Disabled (T1 Mode) .....	260
Figure 38-9. Receive Side Timing, Elastic Store Disabled (E1 Mode).....	261
Figure 38-10. Receive Side Timing, Elastic Store Enabled (T1 Mode).....	262
Figure 38-11. Receive Side Timing, Elastic Store Enabled (E1 Mode).....	263
Figure 38-12. Receive Line Interface Timing.....	264
Figure 38-13. Transmit Side Timing .....	266
Figure 38-14. Transmit Side Timing, Elastic Store Enabled.....	267
Figure 38-15. Transmit Line Interface Timing.....	268

## LIST OF TABLES

Table 5-1. DS21455 Pin Description .....	29
Table 5-2. DS21458 Pin Description .....	34
Table 6-1. Register Map Sorted By Address .....	41
Table 10-1. T1 Alarm Criteria .....	63
Table 11-1. E1 Sync/Resync Criteria.....	65
Table 11-2. Auto E-Bit Conditions .....	68
Table 11-3. E1 Alarm Criteria .....	70
Table 14-1. LIUC Control.....	82
Table 15-1. T1 Line Code Violation Counting Options .....	86
Table 15-2. E1 Line Code Violation Counting Options .....	86
Table 15-3. T1 Path Code Violation Counting Arrangements .....	88
Table 15-4. T1 Frames Out of Sync Counting Arrangements .....	89
Table 17-1. Time Slot Numbering Schemes.....	101
Table 18-1. Idle Code Array Address Mapping .....	108
Table 20-1. Elastic Store Delay After Initialization.....	120
Table 24-1. HDLC Controller Registers .....	142
Table 25-1. TPD Control.....	164
Table 25-2. E1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0) .....	165
Table 25-3. E1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1).....	165
Table 25-4. T1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0).....	165
Table 25-5. T1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1).....	165
Table 25-6. Component List (Software-Selected Termination, Metallic Protection).....	173
Table 25-7. Component List (Software-Selected Termination, Longitudinal Protection) .....	174
Table 25-8. Transformer Specifications.....	175
Table 28-1. Transmit Error Insertion Setup Sequence .....	195
Table 28-2. Error Insertion Examples .....	197
Table 35-1. Instruction Codes for IEEE 1149.1 Architecture.....	220
Table 35-2. ID Code Structure.....	221
Table 35-3. Device ID Codes.....	221
Table 35-4. Boundary Scan Control Bits .....	223

## 1. DESCRIPTION

The DS21455 and DS21458 are quad monolithic devices featuring independent transceivers that can be software configured for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or Motorola bus operations. The DS21455\* is a direct replacement for the older DS21Q55 quad MCM device. The DS21458, which comes in a smaller package (17mm CSBGA) and features an improved controller interface, is software compatible with the older DS21Q55.

The LIU is composed of a transmit interface, receive interface, and a jitter attenuator. The transmit interface is responsible for generating the necessary waveshapes for driving the network and providing the correct source impedance depending on the type of media used. T1 waveform generation includes DSX-1 line build-outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. E1 waveform generation includes G.703 waveshapes for both  $75\Omega$  coax and  $120\Omega$  twisted cables. The receive interface provides network termination and recovers clock and data from the network. The receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0dB to 43dB or 0dB to 12dB for E1 applications and 0dB to 15dB or 0dB to 36dB for T1 applications. The jitter attenuator removes phase jitter from the transmitted or received signal. The crystal-less jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications) and can be placed in either transmit or receive data paths. An additional feature of the LIU is a CMI coder/decoder for interfacing to optical networks.

On the transmit side, clock/data, and frame-sync signals are provided to the framer by the backplane interface section. The framer inserts the appropriate synchronization framing patterns and alarm information, calculates and inserts the CRC codes, and provides the B8ZS/HDB3 (zero code suppression) and AMI line coding. The receive-side framer decodes AMI, B8ZS, and HDB3 line coding, synchronizes to the data stream, reports alarm information, counts framing/coding/CRC errors, and provides clock/data and frame-sync signals to the backplane interface section.

Both the transmit and receive path have two HDLC controllers. The HDLC controllers transmit and receive data via the framer block. The HDLC controllers can be assigned to any time slot, group of time slots, portion of a time slot, or to FDL (T1) or Sa bits (E1). Each controller has 128-bit FIFOs, thus reducing the amount of processor overhead required to manage the flow of data. In addition, built-in support for reducing the processor time required handles SS7 applications.

The backplane interface provides a versatile method of sending and receiving data from the host system. Elastic stores provide a method for interfacing to asynchronous systems, converting from a T1/E1 network to a 2.048MHz, 4.096MHz, 8.192MHz, or N x 64kHz system backplane. The elastic stores also manage slip conditions (asynchronous interface). An interleave bus option (IBO) is provided to allow up to eight transceivers (two DS21455s/DS21458s) to share a high-speed backplane.

The parallel port provides access for control and configuration of all the DS21455/DS21458's features. The Extended System Information Bus (ESIB) function allows up to eight transceivers, two DS21455s or two DS21458s to be accessed via a single read for interrupt status or other user-selectable alarm status information. Diagnostic capabilities include loopbacks, PRBS pattern generation/detection, and 16-bit loop-up and loop-down code generation and detection.

\* **The JTAG function on the DS21455/DS21458 is a single controller for all four transceivers, unlike the DS21Q55, which has a JTAG controller-per-transceiver architecture.**

## 1.1 Standards

- ANSI: T1.403-1995, T1.231-1993, T1.408
- AT&T: TR54016, TR62411
- ITU: G.703, G.704, G.706, G.736, G.775, G.823, G.932, I.431, O.151, O.161
- ETSI: ETS 300 011, ETS 300 166, ETS 300 233, CTR4, CTR12
- Japanese: JTG.703, JTI.431, JJ-20.11 (CMI coding only)

## 2. FEATURE HIGHLIGHTS

### 2.1 General

- DS21455: 27mm, 1.27 pitch BGA, compatible replacement for the DS21Q55
- DS21458: 17mm, 1.00 pitch CSBGA
- 3.3V supply with 5V tolerant inputs and outputs
- Evaluation kits
- IEEE 1149.1 JTAG-boundary scan
- Driver source code available from the factory

### 2.2 Line Interface

- Requires a single master clock (MCLK) for both E1 and T1 operation. Master clock can be 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz. Option to use 1.544MHz, 3.088MHz, 6.276MHz, or 12.552MHz for T1-only operation
- Fully software configurable
- Short- and long-haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0dB to -43dB or 0dB to -12dB for E1 applications; 0dB to -36dB or 0dB to -15dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal receive termination option for 75Ω, 100Ω, and 120Ω lines
- Monitor application gain settings of 20dB, 26dB, and 32dB
- G.703 receive-synchronization signal-mode
- Flexible transmit-waveform generation
- T1 DSX-1 line build-outs
- T1 CSU line build-outs of -7.5dB, -15dB, and -22.5dB
- E1 waveforms include G.703 waveshapes for both 75Ω coax and 120Ω twisted cables
- AIS generation independent of loopbacks
- Alternating ones and zeros generation
- Square-wave output
- Open-drain output option
- NRZ format option
- Transmitter power-down
- Transmitter 50mA short-circuit limiter with exceeded indication of current limit
- Transmit open-circuit-detected indication
- Line interface function can be completely decoupled from the framer/formatter

### 2.3 Clock Synthesizer

- Output frequencies include 2.048MHz, 4.096MHz, 8.192MHz, and 16.384MHz
- Derived from recovered line clock or master clock

## 2.4 Jitter Attenuator

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication

## 2.5 Framer/Formatter

- Fully independent transmit and receive functionality
- Full receive- and transmit-path transparency
- T1 framing formats include D4, ESF, J1-D4, J1-ESF and SLC-96
- Japanese J1 support for CRC6 and yellow alarm
- E1 framing formats include FAS, CAS, and CRC-4
- Detailed alarm- and status-reporting with optional interrupt support
- Large path- and line-error counters for:
  - T1 – BPV, CV, CRC6, and framing bit errors
  - E1 – BPV, CV, CRC-4, E-bit, and frame alignment errors
  - Timed or manual update modes
- User-defined Idle Code Generation on a per-channel basis in both transmit and receive paths
- Digital milliwatt code generation on the receive path
- ANSI T1.403-1998 support
- G.965 V5.2 link detect
- RAI-CI detection and generation
- AIS-CI detection and generation
- Ability to monitor one DS0 channel in both the transmit and receive paths
- In-band repeating-pattern generators and detectors
  - Three independent generators and detectors
  - Patterns from 1 bit to 8 bits or 16 bits in length
- RCL, RLOS, RRA, and RAIS alarms interrupt on change of state
- Flexible signaling support
  - Software- or hardware-based
  - Interrupt generated on change of signaling data
  - Receive-signaling freeze on loss of sync, carrier loss, or frame slip
- Hardware pins to indicate carrier loss and signaling freeze
- Automatic RAI generation to ETS 300 011 specifications
- Expanded access to Sa and Si bits
- Option to extend carrier-loss criteria to a 1ms period as per ETS 300 233

## 2.6 System Interface

- Dual two-frame, independent receive and transmit elastic stores
  - Independent control and clocking
  - Controlled-slip capability with status
  - Minimum-delay mode supported
- Supports T1 to E1 conversion
- Ability to pass the T1 F-bit position through the elastic stores in the 2.048MHz backplane mode
- Programmable output clocks for fractional T1, E1, H0, and H12 applications
- Interleaving PCM bus operation with rates of 4.096MHz, 8.192MHz, and 16.384MHz
- Hardware-signaling capability
  - Receive-signaling reinsertion to a backplane, multiframe sync
  - Availability of signaling in a separate PCM data stream
  - Signaling freezing
- Access to the data streams in between the framer/formatter and the elastic stores (DS21455)
- User-selectable synthesized clock output

## 2.7 HDLC Controllers

- Two independent HDLC controllers
- Fast load and unload features for FIFOs
- SS7 support for FISU transmit and receive
- Independent 128-byte Rx and Tx buffers with interrupt support
- Access FDL, Sa, or single/multiple DS0 channels
- DS0 access includes Nx64 or Nx56
- Compatible with polled or interrupt-driven environments
- Bit Oriented Code (BOC) support

## 2.8 Test and Diagnostics

- Programmable Bit Error Rate Testing (BERT)
- Pseudorandom patterns including QRSS
- User-defined repetitive patterns
- Daly pattern
- Error insertion for single bit or continuous
- Insertion options include continuous and absolute number with selectable insertion rates
- Total-bit and errored-bit counters
- Payload Error Insertion
- Errors can be inserted over the entire frame or selected channels
- F-bit corruption for line testing
- Loopbacks (remote, local, analog, and per-channel payload loopback)

## 2.9 Extended System Information Bus

- Host can read interrupt and alarm status on up to eight ports (two devices) with a single-bus read

## 2.10 Control Port


- 8-bit parallel control port
- Multiplexed or nonmultiplexed buses
- Intel or Motorola formats
- Supports polled or interrupt-driven environments
- Software access to device ID and silicon revision
- Software-reset supported with automatic clear on power-up
- Hardware reset pin


**Note:** This data sheet assumes a particular nomenclature of the T1 and E1 operating environment. In each 125 $\mu$ s T1 frame, there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. For T1 and E1 each channel is made up of 8 bits, which are numbered 1 to 8. Bit 1, the MSB, is transmitted first. Bit 8, the LSB, is transmitted last. The term “locked” is used to refer to two clock signals that are phase- or frequency-locked or derived from a common clock (i.e., a 1.544MHz clock can be locked to a 2.048MHz clock if they share the same 8kHz component).

### 3. BLOCK DIAGRAM

[Figure 3-1](#) shows a simplified block diagram highlighting the major components of the DS21458 and DS21455.

**Figure 3-1. DS21458 Block Diagram**



**Figure 3-2. DS21455 Block Diagram**

## 4. DS21455/DS21458 DELTA

This section describes the differences between the DS21455 and DS21458.

### 4.1 Package

**DS21455:** 27mm, 256-pin, 1.27 ball pitch, BGA (This package has the same footprint and pinout as the DS21Q55.)

**DS21458:** 17mm, 256-pin, 1.00 ball pitch, CSBGA

### 4.2 Controller Interface

**DS21455:** The CPU interface has 8 address lines with independent chip selects (4) per transceiver.

**DS21458:** The CPU interface has 10 address lines with a single chip select. The upper address lines, A8 and A9, act as coded transceiver selects.

### 4.3 ESIB Function

The ESIB function provides a fast method of determining interrupt and alarm status when multiple ports (up to 8) are being controlled by a single processor.

**DS21455:** The three ESIB signals are brought out for each transceiver. The user must externally configure the ESIB group.


**DS21458:** The ESIB signals are internally bused and only a single set of signals are brought out to enable the connection of another DS21458 into an 8-port ESIB.


### 4.4 Framer/LIU Interim Signals

Access to the clock and bipolar data signals between the framer and LIU function may be used for specialized applications. An internal MUX connects the framer and LIU if these signals are unused. The MUX is controlled via the LIUC/TPD pin and LIUC bit in the LBCR register. The unused inputs must be connected to ground.

**DS21455:** The user has access to all clock and data signals between the framer and LIU on all transceivers as shown in [Figure 4-1](#).

**DS21458:** The user has limited access to clock and data signals between the framer and LIU on all transceivers as shown in [Figure 4-2](#).

**Figure 4-1. DS21455 Framer/LIU Interim Signals**

**Figure 4-2. DS21458 Framer/LIU Interim Signals**

## 5. PIN FUNCTION DESCRIPTION

### 5.1 Transmit Side Pins

Signal Name:	<b>TCLK</b>
Signal Description:	<b>Transmit Clock</b>
Signal Type:	<b>Input</b>
A 1.544 MHz or a 2.048MHz primary clock. Used to clock data through the transmit-side formatter.	
Signal Name:	<b>TSER</b>
Signal Description:	<b>Transmit Serial Data</b>
Signal Type:	<b>Input</b>
Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit-side elastic store is enabled.	
Signal Name:	<b>TCHCLK</b>
Signal Description:	<b>Transmit Channel Clock</b>
Signal Type:	<b>Output</b>
A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel. Can also be programmed to output a gated transmit-bit clock for fractional T1/E1 applications. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYSCLK when the transmit-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.	
Signal Name:	<b>TCHBLK</b>
Signal Description:	<b>Transmit Channel Block</b>
Signal Type:	<b>Output</b>
A user-programmable output that can be forced high or low during any of the channels. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYSCLK when the transmit-side elastic store is enabled. Useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning.	
Signal Name:	<b>TSYSCLK</b>
Signal Description:	<b>Transmit System Clock</b>
Signal Type:	<b>Input</b>
1.544MHz, 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz clock. Only used when the transmit-side elastic-store function is enabled. Should be tied low in applications that do not use the transmit-side elastic store. See the <i>Interleaved PCM Bus Operation</i> section for details on 4.096MHz, 8.192MHz, and 16.384MHz operation using the IBO.	
Signal Name:	<b>TLCLK</b>
Signal Description:	<b>Transmit Link Clock</b>
Signal Type:	<b>Output</b>
Demand clock for the transmit link data [TLINK] input.	
T1 Mode: A 4kHz or 2kHz (ZBTSI) clock.	
E1 Mode: A 4kHz to 20kHz clock.	
Signal Name:	<b>TLINK</b>
Signal Description:	<b>Transmit Link Data</b>
Signal Type:	<b>Input</b>
If enabled, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs-bit position (D4) or the Z-bit position (ZBTSI) or any combination of the Sa bit positions (E1).	

Signal Name: **TSYNC**  
 Signal Description: **Transmit Sync**  
 Signal Type: **Input/Output**

A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Can be programmed to output either a frame or multiframe pulse. If this pin is set to output pulses at frame boundaries, it can also be set via IOCR1.3 to output double-wide pulses at signaling frames in T1 mode.

Signal Name: **TSSYNC**  
 Signal Description: **Transmit System Sync**  
 Signal Type: **Input**

Only used when the transmit-side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit-side elastic store.

Signal Name: **TSIG**  
 Signal Description: **Transmit Signaling Input**  
 Signal Type: **Input**

When enabled, this input will sample signaling bits for insertion into outgoing PCM data stream. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYCLK when the transmit-side elastic store is enabled.

Signal Name: **TPOSO**  
 Signal Description: **Transmit Positive-Data Output**  
 Signal Type: **Output**

Updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. Can be programmed to source NRZ data via the output-data format (IOCR1.0)-control bit. This pin is normally tied to TPOSI.

Signal Name: **TNEGO**  
 Signal Description: **Transmit Negative-Data Output**  
 Signal Type: **Output**

Updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. This pin is normally tied to TNEGI.

Signal Name: **TCLKO**  
 Signal Description: **Transmit Clock Output**  
 Signal Type: **Output**

Buffered clock that is used to clock data through the transmit-side formatter (either TCLK or RCLKI). This pin is normally tied to TCLKI.

Signal Name: **TPOSI (DS21455 Only)**  
 Signal Description: **Transmit Positive-Data Input**  
 Signal Type: **Input**

Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TPOSO by tying the LIUC/TPD pin high. See the LIUC/TPD pin description for a full explanation of this function. TPOSI and TNEGI can be tied together in NRZ applications.

Signal Name: **TNEGI (DS21455 Only)**  
 Signal Description: **Transmit Negative-Data Input**  
 Signal Type: **Input**  
 Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNEGO by tying the LIUC/TPD pin high. [See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.](#) TPOSI and TNEGI can be tied together in NRZ applications.

Signal Name: **TCLKI (DS21455 Only)**  
 Signal Description: **Transmit Clock Input**  
 Signal Type: **Input**  
 Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC/TPD pin high. [See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.](#)

## 5.2 Receive Side Pins

Signal Name: **RLINK**  
 Signal Description: **Receive Link Data**  
 Signal Type: **Output**  
 T1 Mode: Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame.  
 E1 Mode: Updated with the full E1 data stream on the rising edge of RCLK.

Signal Name: **RCLK**  
 Signal Description: **Receive Link Clock**  
 Signal Type: **Output**  
 T1 Mode: A 4kHz or 2kHz (ZBTSI) clock for the RLINK output.  
 E1 Mode: A 4kHz to 20kHz clock.

Signal Name: **RCLK**  
 Signal Description: **Receive Clock**  
 Signal Type: **Output**  
 1.544MHz (T1) or 2.048MHz (E1) clock that is used to clock data through the receive-side framer.

Signal Name: **RCHCLK**  
 Signal Description: **Receive Channel Clock**  
 Signal Type: **Output**  
 A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel can also be programmed to output a gated receive-bit clock for fractional T1/E1 applications. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYCLK when the receive-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.

Signal Name: **RCHBLK**  
 Signal Description: **Receive Channel Block**  
 Signal Type: **Output**  
 A user-programmable output that can be forced high or low during any of the 24 T1 or 32 E1 channels. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYCLK when the receive-side elastic store is enabled. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See the *Channel Blocking Registers* section.

Signal Name: **RSER**  
 Signal Description: **Receive Serial Data**  
 Signal Type: **Output**  
 Received NRZ serial data. Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the rising edges of RSYCLK when the receive-side elastic store is enabled.

Signal Name: **RSYNC**  
 Signal Description: **Receive Sync**  
 Signal Type: **Input/Output**  
 An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1) boundaries. If set to output-frame boundaries then via IOCR1.6, RSYNC can also be set to output double-wide pulses on signaling frames in T1 mode. If the receive-side elastic store is enabled, then this pin can be enabled to be an input via IOCR1.4 at which a frame or multiframe boundary pulse is applied.

Signal Name: **RFSYNC**  
 Signal Description: **Receive Frame Sync**  
 Signal Type: **Output**  
 An extracted 8kHz pulse, one RCLK wide, is output at this pin, which identifies frame boundaries.

Signal Name: **RMSYNC**  
 Signal Description: **Receive Multiframe Sync**  
 Signal Type: **Output**  
 An extracted pulse, one RCLK wide (elastic store disabled) or one RSYNSCLK wide (elastic store enabled), is output at this pin, which identifies multiframe boundaries.

Signal Name: **RDATA**  
 Signal Description: **Receive Data**  
 Signal Type: **Output**  
 Updated on the rising edge of RCLK with the data out of the receive-side framer.

Signal Name: **RSYNSCLK**  
 Signal Description: **Receive System Clock**  
 Signal Type: **Input**  
 1.544MHz, 2.048MHz, 4.096MHz, or 8.192MHz clock. Only used when the receive-side elastic-store function is enabled. Should be tied low in applications that do not use the receive-side elastic store. See the *Interleaved PCM Bus Operation* section for details on 4.096MHz and 8.192MHz operation using the IBO.

Signal Name: **RSIG**  
 Signal Description: **Receive Signaling Output**  
 Signal Type: **Output**  
 Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the rising edges of RSYNSCLK when the receive-side elastic store is enabled.

Signal Name: **RLOS/LOTC**  
 Signal Description: **Receive Loss of Sync/Loss of Transmit Clock**  
 Signal Type: **Output**  
 A dual-function output that is controlled by the CCR1.0 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5μs.

Signal Name: **RSIGF**  
 Signal Description: **Receive Signaling Freeze**  
 Signal Type: **Output**  
 Set high when the signaling data is frozen via either automatic or manual intervention. Used to alert downstream equipment of the condition.

Signal Name:	<b>BPCLK</b>
Signal Description:	<b>Backplane Clock</b>
Signal Type:	<b>Output</b>
A user-selectable synthesized clock output that is referenced to the clock that is output at the RCLK pin.	
Signal Name:	<b>RPOSO</b>
Signal Description:	<b>Receive Positive-Data Output</b>
Signal Type:	<b>Output</b>
Updated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally tied to RPOSI.	
Signal Name:	<b>RNEGO</b>
Signal Description:	<b>Receive Negative-Data Output</b>
Signal Type:	<b>Output</b>
Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RNEGI.	
Signal Name:	<b>RCLKO</b>
Signal Description:	<b>Receive Clock Output</b>
Signal Type:	<b>Output</b>
Buffered recovered clock from the network. This pin is normally tied to RCLKI.	
Signal Name:	<b>RPOSI (DS21455 Only)</b>
Signal Description:	<b>Receive Positive Data Input</b>
Signal Type:	<b>Input</b>
Sampled on the falling edge of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RPOSO by tying the LIUC/TPD pin high. <a href="#">See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.</a>	
Signal Name:	<b>RNEGI (DS21455 Only)</b>
Signal Description:	<b>Receive Negative Data Input</b>
Signal Type:	<b>Input</b>
Sampled on the falling edge of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC/TPD pin high. <a href="#">See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.</a>	
Signal Name:	<b>RCLKI (DS21455 Only)</b>
Signal Description:	<b>Receive Clock Input</b>
Signal Type:	<b>Input</b>
Clock used to clock data through the receive-side framer. This pin is normally tied to RCLKO. Can be internally connected to RCLKO by tying the LIUC/TPD pin high. <a href="#">See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.</a>	

### 5.3 Parallel Control Port Pins

Signal Name:	<b>INT</b>
Signal Description:	<b>Interrupt</b>
Signal Type:	<b>Output</b>
Flags host controller during events, alarms, and conditions defined in the status registers. Active-low open-drain output.	

Signal Name:	<b>TSTRST</b>
Signal Description:	<b>Tri-State Control and Device Reset</b>
Signal Type:	<b>Input</b>
A dual-function pin. A zero-to-one transition issues a hardware reset to the DS21455/DS21458 register set. A reset clears all configuration registers. Configuration register contents are set to zero. Leaving TSTRST high will tri-state all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board-level testing.	

Signal Name:	<b>MUX</b>
Signal Description:	<b>Bus Operation</b>
Signal Type:	<b>Input</b>
Set low to select nonmultiplexed bus operation. Set high to select multiplexed bus operation.	
Signal Name:	<b>AD0 to AD7</b>
Signal Description:	<b>Data Bus [D0 to D7] or Address/Data Bus</b>
Signal Type:	<b>Input/Output</b>
In nonmultiplexed bus operation (MUX = 0), it serves as the data bus. In multiplexed bus operation (MUX = 1), it serves as an 8-bit, multiplexed address/data bus.	
Signal Name:	<b>A0 to A6</b>
Signal Description:	<b>Address Bus</b>
Signal Type:	<b>Input</b>
In nonmultiplexed bus operation (MUX = 0), it serves as the address bus. In multiplexed bus operation (MUX = 1), these pins are not used and should be tied low.	
Signal Name:	<b>A8 and A9 (DS21458 Only)</b>
Signal Description:	<b>Address Bus</b>
Signal Type:	<b>Input</b>
Upper address pins for nonmultiplexed (MUX = 0), and multiplexed (MUX = 1) bus operation.	
Signal Name:	<b>BTS</b>
Signal Description:	<b>Bus Type Select</b>
Signal Type:	<b>Input</b>
Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the $\overline{RD}$ ( $\overline{DS}$ ), ALE (AS), and $\overline{WR}$ (R/W) pins. If BTS = 1, then these pins assume the function listed in parentheses () .	
Signal Name:	<b><math>\overline{RD}</math> (<math>\overline{DS}</math>)</b>
Signal Description:	<b>Read Input-Data Strobe</b>
Signal Type:	<b>Input</b>
$\overline{RD}$ and $\overline{DS}$ are active-low signals. DS active HIGH when MUX = 0. See the bus timing diagrams.	
Signal Name:	<b><math>\overline{CS1}</math> (DS21455 Only)</b>
Signal Description:	<b>Chip Select for Transceiver 1</b>
Signal Type:	<b>Input</b>
Must be low to read or write to Transceiver 1 of the device. $\overline{CS1}$ is an active-low signal.	
Signal Name:	<b><math>\overline{CS2}</math> (DS21455 Only)</b>
Signal Description:	<b>Chip Select for Transceiver 2</b>
Signal Type:	<b>Input</b>
Must be low to read or write to Transceiver 2 of the device. $\overline{CS2}$ is an active-low signal.	
Signal Name:	<b><math>\overline{CS3}</math> (DS21455 Only)</b>
Signal Description:	<b>Chip Select for Transceiver 3</b>
Signal Type:	<b>Input</b>
Must be low to read or write to Transceiver 3 of the device. $\overline{CS3}$ is an active-low signal.	
Signal Name:	<b><math>\overline{CS4}</math> (DS21455 Only)</b>
Signal Description:	<b>Chip Select for Transceiver 4</b>
Signal Type:	<b>Input</b>
Must be low to read or write to Transceiver 4 of the device. $\overline{CS4}$ is an active-low signal.	