imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DALLAS JUI / XI/

DS2151Q T1 Single-Chip Transceiver

www.maxim-ic.com

FEATURES

- Complete DS1/ISDN-PRI Transceiver Functionality
- Line Interface Can Handle Both Long- and Short-Haul Trunks
- 32-Bit or 128-Bit Jitter Attenuator
- Generates DSX-1 and CSU Line Build-Outs
- Frames to D4, ESF, and SLC-96^R Formats
- Dual On-Board Two-Frame Elastic Store Slip Buffers that Connect to Backplanes Up to 8.192MHz
- 8-Bit Parallel Control Port That can be Used on Either Multiplexed or Nonmultiplexed Buses
- Extracts and Inserts Robbed-Bit Signaling
- Detects and Generates Yellow and Blue Alarms
- Programmable Output Clocks for Fractional T1
- Fully Independent Transmit and Receive Functionality
- On-Board FDL Support Circuitry
- Generates and Detects CSU Loop Codes
- Contains ANSI One's Density Monitor and Enforcer
- Large Path and Line Error Counters Including BPV, CV, CRC6, and Framing Bit Errors
- Pin Compatible with DS2153Q E1 Single-Chip Transceiver
- 5V Supply; Low-Power CMOS

ORDERING INFORMATION

		-
DADT	TEMP	PIN-
IANI	RANGE	PACKAGE
DS2151Q	0° C to $+70^{\circ}$ C	44 PLCC
DS2151Q+	0° C to $+70^{\circ}$ C	44 PLCC
DS2151QN	-40°C to +85°C	44 PLCC
DS2151QN+	-40°C to +85°C	44 PLCC

+Denotes lead-free/RoHS-compliant package.

PIN CONFIGURATION



Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

TABLE OF CONTENTS

1 DET	AILED DESCRIPTION	.4
1.1 I	NTRODUCTION	.4
2 PIN	DESCRIPTION	.6
2.1	DS2151Q REGISTER MAP	.8
3 PAR		9
4 CON	NTROL REGISTERS	0
41 1		15
42	REMOTE LOOPBACK	15
43	PAYLOAD LOOPBACK	15
4.4	FRAMER LOOPBACK	15
4.5 l	LOOP CODE GENERATION	18
4.6 F	PULSE DENSITY ENFORCER1	8
4.7 F	POWER-UP SEQUENCE1	8
5 STA	TUS AND INFORMATION REGISTERS1	9
5.1 l	LOOP UP/DOWN CODE DETECTION	23
6 ERR	ROR COUNT REGISTERS	27
6.1 L	LINE CODE VIOLATION COUNT REGISTER (LCVCR)	27
6.2 F	PATH CODE VIOLATION COUNT REGISTER (PCVCR)2	28
6.3 I	MULTIFRAMES OUT OF SYNC COUNT REGISTER (MÓSCR)2	29
7 FDL	/FS EXTRACTION AND INSERTION	30
7.1 F	RECEIVE SECTION	30
7.2	TRANSMIT SECTION	31
8 SIG	NALING OPERATION	32
9 TRA	NSMIT TRANSPARENCY AND IDLE REGISTERS	34
10 CL	OCK BLOCKING REGISTERS	36
11 FI	ASTIC STORES OPERATION 3	27
11 1		27
11.1	TRANSMIT SIDE	יי 7ג
11.2	MINIMUM DELAY SYNCHRONOUS SYSCI K MODE	37
12 RE	ECEIVE MARK REGISTERS	88
13 LI	NE INTERFACE FUNCTIONS	39
13.1		10
13.2	TRANSMIT WAVESHAPING AND LINE DRIVING	11
13.3	JITTER ATTENUATOR	12
14 TI	MING DIAGRAMS	16
15 DC	C CHARACTERISTICS	52
16 40	C CHARACTERISTICS 5	3
17 0/		:0
17 6		
17.1	44-PIN PLOC (56-G4003-001)	50

LIST OF FIGURES

Figure 1-1. DS2151Q Block Diagram	5
Figure 13-1. External Analog Connections	43
Figure 13-2. Jitter Tolerance	43
Figure 13-3. Transmit Waveform Template	
Figure 13-4. Jitter Attenuation	45
Figure 14-1. Receive Side D4 Timing	46
Figure 14-2. Receive Side ESF Timing	46
Figure 14-3. Receive Side Boundary Timing with Elastic Store(s) Disabled	47
Figure 14-4. 1.544MHz Boundary Timing with Elastic Store(s) Enabled	47
Figure 14-5. 2.048MHz Boundary Timing with Elastic Store(s) Enabled	48
Figure 14-6. Transmit Side D4 Timing	48
Figure 14-7. Transmit Side ESF Timing	49
Figure 14-8. Transmit Side Boundary Timing with Elastic Store(s) Disabled	50
Figure 14-9. Transmit Data Flow	51
Figure 16-1. Intel Bus Read AC Timing	54
Figure 16-2. Intel Bus Write AC Timing	54
Figure 16-3. Motorola Bus AC Timing	55
Figure 16-4. Receive Side AC Timing	57
Figure 16-5. Transmit Side AC Timing	59

LIST OF TABLES

Table 4-1. Output Pin Test Modes	
Table 5-1. Receive T1 Level Indication	21
Table 5-2. Alarm Set and Clear Criteria	23
Table 6-1. Line Code Violation Counting Arrangements	27
Table 6-2. Path Code Violation Counting Arrangements	
Table 6-3. Multiframes Out of Sync Counting Arrangements	
Table 13-1. Source of RCLK Upon RCL	
Table 13-2. LBO Select in LICR	41
Table 13-3. Transformer Specifications	41
Table 13-4. Crystal Selection Guidelines	
Table 15-1. Recommended DC Characteristics	
Table 15-2. Capacitance	
Table 15-3. DC Characteristics	
Table 16-1. AC Characteristics—Parallel Port	53
Table 16-2. AC Characteristics—Receive Side	
Table 16-3. AC Characteristics—Transmit Side	

1 DETAILED DESCRIPTION

The DS2151Q T1 single-chip transceiver (SCT) contains all the necessary functions for connection to T1 lines whether they be DS-1 long haul or DSX-1 short haul. The clock recovery circuitry automatically adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX-1 line build-outs as well as CSU build-outs of -7.5dB, -15dB, and -22.5dB. The on-board jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of 64 8-bit internal registers that the user can access to control the operation of the unit. Quick access via the parallel control port allows a single micro to handle many T1 lines. The device fully meets all of the latest T1 specifications including ANSI T1.403-199X, AT&T TR 62411 (12-90), and ITU G.703, G.704, G.706, G.823, and I.431.

1.1 Introduction

The analog AMI waveform off of the T1 line is transformer coupled into the RRING and RTIP pins of the DS2151Q. The device recovers clock and data from the analog signal and passes it through the jitter attenuation mux to the receive side framer where the digital serial stream is analyzed to locate the framing pattern. If needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered T1 data stream and an asynchronous backplane clock which is provided at the SYSCLK input.

The transmit side of the DS2151Q is totally independent from the receive side in both the clock requirements and characteristics. Data can be either provided directly to the transmit formatter or via an elastic store. The transmit formatter will provide the necessary data overhead for T1 transmission. Once the data stream has been prepared for transmission, it is sent via the jitter attenuation mux to the waveshaping and line driver functions. The DS2151Q will drive the T1 line from the TTIP and TRING pins via a coupling transformer.

Figure 1-1. DS2151Q Block Diagram



2 PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION		
1–4,	AD4–AD7,	I/O	Address/Data Rus. An 8-bit multiplexed address/data hus		
41-44	AD0-AD3	1/0			
5	$\overline{\text{RD}}(\text{DS})$	Ι	Active-Low Read Input (Data Strobe)		
6	CS	Ι	Active-Low Chip Select. Must be low to read or write the port.		
7	ALE(AS)	Ι	Address Latch Enable (Address Strobe). A positive going edge serves to demultiplex the bus.		
8	$\overline{WR}(R/\overline{W})$	Ι	Active-Low Write Input (Read/Write)		
9	RLINK	0	Receive Link Data. Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame. See Section <u>14</u> for timing details.		
10	RLCLK	0	Receive Link Clock. 4kHz or 2kHz (ZBTSI) demand clock for the RLINK output. See Section <u>14</u> for timing details.		
11	DVSS		Digital Signal Ground. 0.0V. Should be tied to local ground plane.		
12	RCLK	0	Receive Clock. Recovered 1.544MHz clock.		
13	RCHCLK	Ο	Receive Channel Clock . 192kHz clock that pulses high during the LSB of each channel. Useful for parallel to serial conversion of channel data, locating Robbed-Bit signaling bits, and for blocking clocks in DDS applications. See Section <u>14</u> for timing details.		
14	RSER	0	Receive Serial Data. Received NRZ serial data, updated on rising edges of RCLK or SYSCLK.		
15	RSYNC	I/O	Receive Sync. An extracted pulse, one RCLK wide, is output at this pin, which identifies either frame (RCR2.4 = 0) or multiframe boundaries (RCR2.4 = 1). If set to output frame boundaries, then via RCR2.5, RSYNC can also be set to output double-wide pulses on signaling frames. If the elastic store is enabled via the CCR1.2, then this pin can be enabled to be an input via RCR2.3 at which a frame boundary pulse is applied. See Section 14 for timing details.		
16	RLOS/LOT C	0	Receive Loss of Sync/Loss of Transmit Clock. A dual function output. If CCR3.5 = 0, will toggle high when the synchronizer is searching for the T1 frame and multiframe; if CCR3.5 = 1, will toggle high if the TCLK pin has not toggled for 5μ s.		
17	SYSCLK	Ι	System Clock. 1.544MHz or 2.048MHz clock. Only used when the elastic store functions are enabled via either CCR1.7 or CCR1.2. Should be tied low in applications that do not use the elastic store. If tied high for more than 100µs, will force all output pins (including the parallel port) to tristate.		
18	RCHBLK	0	Receive Channel Block. A user-programmable output that can be forced high or low during any of the 24 T1 channels. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384kbps service, 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications. See Section <u>14</u> for timing details.		
19	ACLKI	Ι	Alternate Clock Input. Upon a receive carrier loss, the clock applied at this pin (normally 1.544MHz) will be routed to the RCLK pin. If no clock is routed to this pin, then it should be tied to DVSS via a $1k\Omega$ resistor.		

PIN	NAME	TYPE	FUNCTION		
20	BTS	Ι	Bus Type Select. Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the $\overline{RD}(DS)$, ALE(AS), and $\overline{WR}(R/\overline{W})$ pins. If BTS = 1, then these pins assume the function listed in parentheses.		
21, 22	RTIP, RRING		Receive Tip and Ring. Analog inputs for clock recovery circuitry; connects to a 1:1 transformer (see Section 13 for details).		
23	RVDD		Receive Analog Positive Supply . 5.0V. Should be tied to DVDD and TVDD pins.		
24	RVSS		Receive Signal Ground. 0V. Should be tied to local ground plane.		
25, 26	XTAL1, XTAL2		Crystal Connections. A pullable 6.176MHz crystal must be applied to these pins. See Section <u>13</u> for crystal specifications.		
27	INT1	0	Receive Alarm Interrupt 1. Flags host controller during alarm conditions defined in Status Register 1. Active low, open drain output.		
28	ĪNT2	0	Receive Alarm Interrupt 2. Flags host controller during conditions defined in Status Register 2. Active low, open drain output.		
29	TTIP		Transmit Tip. Analog line driver output; connects to a step-up transformer (see Section <u>13</u> for details).		
30	TVSS		Transmit Signal Ground. 0V. Should be tied to local ground plane.		
31	TVDD		Transmit Analog Positive Supply. 5.0V. Should be tied to DVDD and RVDD pins.		
32	TRING		Transmit Ring . Analog line driver outputs; connects to a step-up transformer (see Section <u>13</u> for details).		
33	TCHBLK	0	Transmit Channel Block . A user-programmable output that can be forced high or low during any of the 24 T1 channels. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384kbps service, 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications. See Section 14 for timing details.		
34	TLCLK	0	Transmit Link Clock. 4kHz or 2kHz (ZBTSI) demand clock for the TLINK input. See Section 14 for timing details.		
35	TLINK	Ι	Transmit Link Data. If enabled via TCR1.2, this pin will be sampled during the F-bit time on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs bit position (D4) or the Z-bit position (ZBTSI). See Section <u>14</u> for timing details.		
36	TSYNC	I/O	Transmit Sync. A pulse at this pin will establish either frame or multiframe boundaries for the DS2151Q. Via TCR2.2, the DS2151Q can be programmed to output either a frame or multiframe pulse at this pin. If this pin is set to output pulses at frame boundaries, it can also be set via TCR2.4 to output double-wide pulses at signaling frames. See Section <u>14</u> for timing details.		
37	DVDD		Digital Positive Supply. 5.0V. Should be tied to RVDD and TVDD pins.		
38	TCLK	Ι	Transmit Clock. 1.544MHz primary clock.		
39	TSER	Ι	Transmit Serial Data. Transmit NRZ serial data, sampled on the falling edge of TCLK.		
40	TCHCLK	0	Transmit Channel Clock. 192kHz clock that pulses high during the LSB of each channel. Useful for parallel to serial conversion of channel data, locating robbed-bit signaling bits, and for blocking clocks in DDS applications. See Section <u>14</u> for timing details.		

2.1 DS2151Q Register Map

ADDRESS	R/W	REGISTER NAME	ADDRESS	R/W	REGISTER NAME
20	R/W	Status Register 1	30	R/W	Common Control Register 3
21	R/W	Status Register 2	31	R/W	Receive Information Register 2
22	R/W	Receive Information Register 1	32	R/W	Transmit Channel Blocking Register 1
23	R	Line Code Violation Count Register 1	33	R/W	Transmit Channel Blocking Register 2
24	R	Line Code Violation Count Register 2	34	R/W	Transmit Channel Blocking Register 3
25	R	Path Code Violation Count Register 1 (Note 1)	35	R/W	Transmit Control Register 1
26	R	Path Code Violation Count Register 2	36	R/W	Transmit Control Register 2
27	R	Multiframe Out of Sync Count Register 2	37	R/W	Common Control Register 1
28	R	Receive FDL Register	38	R/W	Common Control Register 2
29	R/W	Receive FDL Match Register 1	39	R/W	Transmit Transparency Register 1
2A	R/W	Receive FDL Match Register 2	3A	R/W	Transmit Transparency Register 2
2B	R/W	Receive Control Register 1	3В	R/W	Transmit Transparency Register 3
2C	R/W	Receive Control Register 2	3C	R/W	Transmit Idle Register 1
2D	R/W	Receive Mark Register 1	3D	R/W	Transmit Idle Register 2
2E	R/W	Receive Mark Register 2	3E	R/W	Transmit Idle Register 3
2F	R/W	Receive Mark Register 3	3F	R/W	Transmit Idle Definition Register
60	R	Receive Signaling Register 1	70	R/W	Transmit Signaling Register 1
61	R	Receive Signaling Register 2	71	R/W	Transmit Signaling Register 2
62	R	Receive Signaling Register 3	72	R/W	Transmit Signaling Register 3
63	R	Receive Signaling Register 4	73	R/W	Transmit Signaling Register 4
64	R	Receive Signaling Register 5	74	R/W	Transmit Signaling Register 5
65	R	Receive Signaling Register 6	75	R/W	Transmit Signaling Register 6
66	R	Receive Signaling Register 7	76	R/W	Transmit Signaling Register 7
67	R	Receive Signaling Register 8	77	R/W	Transmit Signaling Register 8
68	R	Receive Signaling Register 9	78	R/W	Transmit Signaling Register 9
69	R	Receive Signaling Register 10	79	R/W	Transmit Signaling Register 10
6A	R	Receive Signaling Register 11	7A	R/W	Transmit Signaling Register 11
6B	R	Receive Signaling Register 12	7B	R/W	Transmit Signaling Register 12
6C	R/W	Receive Channel Blocking Register 1	7C	R/W	Line Interface Control Register
6D	R/W	Receive Channel Blocking Register 2	7D	R/W	Test Register (Note 2)
6E	R/W	Receive Channel Blocking Register 3	7E	R/W	Transmit FDL Register
6F	R/W	Interrupt Mask Register 2	7F	R/W	Interrupt Mask Register 1

Note 1: Address 25 also contains Multiframe Out of Sync Count Register 1. *Note 2:* The Test Register is used only by the factory; this register must be cleared (set to all 0s) on power-up initialization to insure proper operation.

3 PARALLEL PORT

The DS2151Q is controlled via a multiplexed bidirectional address/data bus by an external microcontroller or microprocessor. The DS2151Q can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses (). See the timing diagrams in Section <u>14</u> for more details. The multiplexed bus on the DS2151Q saves pins because the address information and data information share the same signal paths. The addresses are presented to the pins in the first portion of the bus cycle and data will be transferred on the pins during second portion of the bus cycle. Addresses must be valid prior to the falling edge of ALE (AS), at which time the DS2151Q latches the address from the AD0 to AD7 pins. Valid write data must be present and held stable during the later portion of the DS or WR pulses. In a read cycle, the DS2151Q outputs a byte of data during the latter portion of the DS or RD pulses. The read cycle is terminated and the bus returns to a high impedance state as RD transitions high in Intel timing or as DS transitions low in Motorola timing. The DS2151Q can also be easily connected to nonmultiplexed buses. Refer to the separate application note for a detailed discussion of this topic.

4 CONTROL REGISTERS

The operation of the DS2151Q is configured via a set of eight registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2151Q has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), a Line Interface Control Register (LICR), and three Common Control Registers (CCR1, CCR2, and CCR3). Seven of the eight registers are described below. The LICR is described in Section <u>13</u>.

(MSB)							(LSB)	
LCVCRF	ARC	OOF1	OOF2	SYNCC	SYNCT	SYNCE	RESYNC	
SYMBOL LCVCRFPOSITION RCR1.7			NAME AND DESCRIPTION Line Code Violation Count Register Function Select. 0 = do not count excessive 0s 1 = count excessive 0s					
ARC]	RCR1.6		Auto Resync Criteria. 0 = Resync on OOF or RCL event 1 = Resync on OOF only				
OOF1]	RCR1.5	Out Of Frame Select 1. 0 = 2/4 frame bits in error 1 = 2/5 frame bits in error					
OOF2]	RCR1.4	Out Of Fra 0 = follow F 1 = 2/6 fram	me Select 2. RCR1.5 he bits in error				
SYNCC		RCR1.3	Sync Criter In D4 Frami 0 = search for 1 = cross co In ESF Fram 0 = search for 1 = search for	ia. ing Mode or Ft pattern, t uple Ft and Fs ning Mode or FPS pattern or FPS and ve	hen search fo pattern only rify with CRO	or Fs pattern C6		
SYNCT]	RCR1.2	Sync Time . 0 = qualify 1 1 = qualify 2	10 bits 24 bits				
SYNCE]	RCR1.1	Sync Enabl 0 = auto rest $1 = auto rest$	e. ync enabled ync disabled				
RESYNC		RCR1.0	Resync . When of the receive again for a second se	nen toggled fr ve side framer subsequent res	om low to hi is initiated. I ync.	gh, a resync Must be clea	hronization ared and set	

RCR1: RECEIVE CONTROL REGISTER 1 (Address = 2B Hex)

(MSB)				_ ,/		· · /	(LSB)
RCS	RZBTSI	RSDW	RSM	RSIO	RD4YM	FSBE	MOSCRF
SYMBOL RCSPOSITION RCR2.7		NAME AND Receive Cod 0 = idle code 1 = digital minimized	DESCRIPT e Select. (7F Hex) illiwatt code (T ION (1E/0B/0B/1E	/9E/8B/8B	/9E Hex)	
RZBTSI	RZBTSI RCR2.6		Receive Side ZBTSI Enable. 0 = ZBTSI disabled 1 = ZBTSI enabled				
RSDW	R	CR2.5	RSYNC Double-Wide. 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signaling frames (Note: this bit must be set to 0 when RCR2.4 = 1 or when RCR2.3 = 1.)				
RSM	R	CR2.4	RSYNC Mode Select. 0 = frame mode (see the timing in Section <u>14</u>) 1 = multiframe mode (see the timing in Section <u>14</u>)				
RSIO	R	RCR2.3 RSYNC I/O Select. $0 = RSYNC$ is an output $1 = RSYNC$ is an input (only valid if elastic store enabled) (Note: this bit must be set to 0 when CCR1.2 = 0.)			nabled)		
RD4YM	R	CR2.2	Receive Side D4 Yellow Alarm Select. 0 = 0s in bit 2 of all channels 1 = a 1 in the S-bit position of frame 12				
FSBE	R	CR2.1	PCVCR Fs Bit Error Report Enable. 0 = do not report bit errors in Fs bit position; only Ft bit position 1 = report bit errors in Fs bit position as well as Ft bit pos				Ft bit bit position
MOSCRI	F R	CR2.0	Multiframe 0 = count error 1 = count the	Out of Sync ors in the frar number of m	Count Regist ning bit position nultiframes out	er Functio on t of sync	n Select.

RCR2: RECEIVE CONTROL REGISTER 2 (Address = 2C Hex)

(MSB)		(LSB)
LOTCMC	TFPT TCPT	RBSE GB7S TLINK TBL TYEL
SYMBOL LOTCMC	POSITION TCR1.7	NAME AND DESCRIPTION Loss Of Transmit Clock Mux Control . Determines whether the transmit side formatter should switch to the ever present RCLK if the TCLK input should fail to transition (Figure 1-1). 0 = do not switch to RCLK if TCLK stops 1 = switch to RCLK if TCLK stops
TFPT	TCR1.6	Transmit Framing Pass Through . (See note below.) 0 = Ft or FPS bits sourced internally 1 = Ft or FPS bits sampled at TSER during F-bit time
ТСРТ	TCR1.5	Transmit CRC Pass Through . (See note below.) 0 = source CRC6 bits internally 1 = CRC6 bits sampled at TSER during F-bit time
RBSE	TCR1.4	Robbed-Bit Signaling Enable . (See note below.) 0 = no signaling is inserted in any channel 1 = signaling is inserted in all channels (the TTR registers can be used to block insertion on a channel by channel basis)
GB7S	TCR1.3	Global Bit 7 Stuffing . (See note below.) 0 = allow the TTR registers to determine which channels containing all 0s are to be Bit 7 stuffed 1 = force Bit 7 stuffing in all 0 byte channels regardless of how the TTR registers are programmed
TLINK	TCR1.2	TLINK Select . (See note below.) 0 = source FDL or Fs bits from TFDL register 1 = source FDL or Fs bits from the TLINK pin
TBL	TCR1.1	Transmit Blue Alarm . (See note below.) 0 = transmit data normally 1 = transmit an unframed all 1s code at TPOS and TNEG
TYEL	TCR1.0	Transmit Yellow Alarm . (See note below.) 0 = do not transmit yellow alarm 1 = transmit yellow alarm

TCR1: TRANSMIT CONTROL REGISTER 1 (Address = 35 Hex)

Note: For a detailed description of how the bits in TCR1 affect the transmit side formatter of the DS2151Q, see Figure 14-9.

(MSB)					55 - 50 11	CNJ	(LSB)		
TEST1	TEST0	TZBTSI	TSDW	TSM	TSIO	TD4YM	B7ZS		
SYMBO TEST1	L PC	DSITION TCR2.7	NAME AND Test Mode B	DESCRIPT	TION out Pins. See	<u>Table 4-1</u> .			
TEST0	r	TCR2.6		Test Mode Bit 0 for Output Pins. See <u>Table 4-1</u> .					
TZBTSI		TCR2.5	Transmit Sic 0 = ZBTSI di 1 = ZBTSI er	le ZBTSI Er sabled nabled	able.				
TSDW		TCR2.4	TSYNC Dou TCR2.3 = 1 c 0 = do not pu 1 = do pulse o	ible-Wide. (lor when TCR) lse double-w double-wide	Note: This bi 2.2 = 0.) ide in signalir in signaling fi	t must be set ng frames rames	to 0 when		
TSM		TCR2.3	TSYNC Mode Select. 0 = frame mode (see the timing in Section <u>14</u>) 1 = multiframe mode (see the timing in Section <u>14</u>)						
TSIO	,	TCR2.2	TSYNC I/O 0 = TSYNC i 1 = TSYNC i	Select. s an input s an output					
TD4YM	. ,	TCR2.1	Transmit Sid 0 = 0s in bit 2 1 = 1 in the S	de D4 Yellow 2 of all chann -bit position	y Alarm Sele els of frame 12	et.			
B7ZS	Х	TCR2.0	Bit 7 Zero Se 0 = No stuffin 1 = Bit 7 forc	appression Eng occurs e to a 1 in ch	Enable. annels with a	ll Os			

TCR2: TRANSMIT CONTROL REGISTER 2 (Address = 36 Hex)

Table 4-1. Output Pin Test Modes

TEST1	TEST0	EFFECT ON OUTPUT PINS
0	0	Operate normally
0	1	Force all output pins tri-state (including all I/O pins and parallel port pins)
1	0	Force all output pins low (including all I/O pins except parallel port pins)
1	1	Force all output pins high (including all I/O pins except parallel port pins)

(MSB)						,	(LSB)
TESE	LLB	RSAO	RLB	SCLKM	RESE	PLB	FLB
SYMBC TESE	DL PO C	SITION CCR1.7	NAME AND Transmit Els 0 = elastic sto 1 = elastic sto	DESCRIPTI astic Store En ore is bypassed ore is enabled	ION aable. l		
LLB	C	CCR1.6	Local Loopb 0 = loopback 1 = loopback	a ck. disabled enabled			
RSAC) (CCR1.5	Receive Sign 0 = allow rob 1 = force all n	aling All 1s. bed signaling cobbed signalin	bits to appea ng bits at RS	r at RSER ER to 1	
RLB	C	CCR1.4	Remote Loo 0 = loopback 1 = loopback	pback. disabled enabled			
SCLKN	м с	CCR1.3	SYSCLK Me 0 = if SYSCI1 = if SYSCI	o de Select. .K is 1.544MF .K is 2.048MF	Iz Iz		
RESE	C	CCR1.2	Receive Elas 0 = elastic sto 1 = elastic sto	tic Store Ena bre is bypassed bre is enabled	ble. l		
PLB	C	CCR1.1	Payload Loo 0 = loopback 1 = loopback	pback. disabled enabled			
FLB	C	CCR1.0	Framer Loo 0 = loopback 1 = loopback	pback. disabled enabled			

CCR1: COMMON CONTROL REGISTER 1 (Address = 37 Hex)

4.1 Local Loopback

When CCR1.6 is set to a 1, the DS2151Q will be forced into Local Loopback (LLB). In this loopback, data will continue to be transmitted as normal through the transmit side of the SCT. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator and the jitter attenuator should be programmed to be in the transmit path. LLB is primarily used in debug and test applications. See Figure 1-1 for more details.

4.2 Remote Loopback

When CCR1.4 is set to a 1, the DS2151Q will be forced into Remote Loopback (RLB). In this loopback, data recovered off the T1 line from the RTIP and RRING pins will be transmitted back onto the T1 line (with any BPVs that might have occurred intact) via the TTIP and TRING pins. Data will continue to pass through the receive side of the DS2151Q as it would normally and the data at the TSER input will be ignored. Data in this loopback will pass through the jitter attenuator. RLB is used to place the DS2151Q into "line" loopback, which is a requirement of both ANSI T1.403 and AT&T TR62411. See Figure 1-1 for more details.

4.3 Payload Loopback

When CCR1.1 is set to a 1, the DS2151Q will be forced into Payload Loopback (PLB). Normally, this loopback is only enabled when ESF framing is being performed. In a PLB situation, the DS2151Q will loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the DS2151Q. When PLB is enabled, the following will occur:

- 1) Data will be transmitted from the TTIP and TRING pins synchronous with RCLK instead of TCLK.
- 2) All the receive side signals will continue to operate normally.
- 3) The TCHCLK and TCHBLK signals are forced low.
- 4) Data at the TSER pin is ignored.
- 5) The TLCLK signal will become synchronous with RCLK instead of TCLK.

4.4 Framer Loopback

When CCR1.0 is set to a 1, the DS2151Q will enter a Framer Loopback (FLB) mode. This loopback is useful in testing and debugging applications. In FLB, the DS2151Q will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

- 1) Unless the RLB is active, an unframed all 1s code will be transmitted at TTIP and TRING.
- 2) Data off the T1 line at RTIP and RRING will be ignored.
- 3) The RCLK output will be replaced with the TCLK input.

(MSB)				-		-	(LSB)	
TFM	TB8ZS	TSLC96	TFDL	RFM	RB8ZS	RSLC96	RFDL	
SYMBOI TFM	SYMBOL TFMPOSITION CCR2.7		NAME AND DESCRIPTION Transmit Frame Mode Select. 0 = D4 framing mode 1 = ESF framing mode					
TB8ZS	С	CR2.6	Transmit B8 0 = B8ZS disa 1 = B8ZS ena	ZS Enable. abled ıbled				
TSLC96	C	CR2.5	Transmit SLC-96/Fs Bit Loading Enable. 0 = SLC-96/Fs bit Loading disabled 1 = SLC-96/Fs bit Loading enabled					
TFDL	С	CR2.4	Transmit FDL 0 Stuffer Enable. 0 = 0 stuffer disabled 1 = 0 stuffer enabled					
RFM	C	CCR2.3	Receive Fran 0 = D4 framin 1 = ESF fram	ne Mode Selo ng mode ing mode	ect.			
RB8ZS	C	CR2.2	Receive B8ZS Enable. 0 = B8ZS disabled 1 = B8ZS enabled					
RSLC96	C	CR2.1	Receive SLC 0 = SLC-96 d 1 = SLC-96 e	-96 Enable. isabled nabled				
RFDL	C	CR2.0	Receive FDL 0 = 0 destuffe 1 = 0 destuffe	0 Destuffer er disabled er enabled	Enable.			

CCR2: COMMON CONTROL REGISTER 2 (Address = 38 Hex)

(MSB)		(LSB)					
ESMDM	ESR P16F	RSMS PDE TLD TLU LIRST					
SYMBOL ESMDM	POSITION CCR3.7	 NAME AND DESCRIPTION Elastic Store Minimum Delay Mode. See Section <u>11</u> for details. 0=elastic stores operate at full two-frame depth 1=elastic stores operate at 32-bit depth 					
ESR	CCR3.6	Elastic Store Reset. Setting this bit from a 0 to a 1 will force the elastic stores to a known depth. Should be toggled after SYSCLK has been applied and is stable. Must be cleared and set again for a subsequent reset.					
P16F	CCR3.5	Function of Pin 16. 0 = Receive Loss of Sync (RLOS). 1 = Loss of Transmit Clock (LOTC).					
RSMS	CCR3.4	RSYNC Multiframe Skip Control. Useful in framing format conversions from D4 to ESF. 0 = RSYNC will output a pulse at every multiframe $1 = RSYNC$ will output a pulse at every other multiframe note: for this bit to have any affect, the RSYNC must be set to output multiframe pulses (RCR2.4 = 1 and RCR2.3 = 0) and the receive elastic store must be bypassed. (CCR1.2 = 0).					
PDE	CCR3.3	Pulse Density Enforcer Enable. 0 = disable transmit pulse density enforcer 1 = enable transmit pulse density enforcer					
TLD	CCR3.2	Transmit Loop Down Code (001). 0 = transmit data normally 1 = replace normal transmitted data with Loop Down code					
TLU	CCR3.1	Transmit Loop Up Code (00001). 0 = transmit data normally 1 = replace normal transmitted data with Loop Up code					
LIRST	CCR3.0	Line Interface Reset. Setting this bit from a 0 to a one will initiate an internal reset that affects the slicer, AGC, clock recovery state machine and jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.					

CCR3: COMMON CONTROL REGISTER 3 (Address = 30 Hex)

4.5 Loop Code Generation

When either the CCR3.1 or CCR3.2 bits are set to 1, the DS2151Q will replace the normal transmitted payload with either the Loop Up or Loop Down code, respectively. The DS2151Q will overwrite the repeating loop code pattern with the framing bits. The SCT will continue to transmit the loop codes as long as either bit is set. It is an illegal state to have both CCR3.1 and CCR3.2 set to 1 at the same time.

4.6 Pulse Density Enforcer

The SCT always examines both the transmit and receive data streams for violations of the following rules which are required by ANSI T1.403-199X:

- no more than 15 consecutive 0s
- at least N 1s in each and every time window of 8 x (N +1) bits where N = 1 through 23

Violations for the transmit and receive data streams are reported in the RIR2.0 and RIR2.1 bits respectively.

When the CCR3.3 is set to 1, the DS2151Q will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, the CCR3.3 bit should be set to 0, since B8ZS encoded data streams cannot violate the pulse density requirements.

4.7 Power-Up Sequence

On power-up, after the supplies are stable, the DS2151Q should be configured for operation by writing to all of the internal registers (this includes setting the Test Register to 00Hex) since the contents of the internal registers cannot be predicted on power-up. Next, the LIRST bit should be toggled from 0 to 1 to reset the line interface (it will take the DS2151Q about 40ms to recover from the LIRST being toggled). Finally, after the SYSCLK input is stable, the ESR bit should be toggled from a 0 to a 1 (this step can be skipped if the elastic stores are disabled).

5 STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real time status of the DS2151Q: Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register 1 (RIR1), and Receive Information Register 2 (RIR2). When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a 1. All of the bits in these registers operate in a latched fashion. This means that if an event occurs and a bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again or if the alarm(s) is still present.

The user will always precede a read of these registers with a write. The byte written to the register will inform the DS2151Q which bits the user wishes to read and have cleared. The user will write a byte to one of these four registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location, the read register will be updated with current value and the previous value will be cleared. When a 0 is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically ANDed with the mask byte that was just written and this value should be written back into the same register to ensure that the bit does indeed clear. This second write is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. The write-read-write scheme is unique to the four status registers and it allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2151Q with higher-order software languages.

The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the INT1 and INT2 pins, respectively. Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2) respectively.

(MSB)							(LSB)	
COFA	8ZD	16ZD	RESF	RESE	SEFE	B8ZS	FBE	
SYMBO COFA	DL PC	DSITION RIR1.7	NAME AND Change of resulted in a c	DESCRIPT Frame Alig	T ION gnment. Set me or multifra	when the lation the lation of the second sec	ıst resync t.	
8ZD]	RIR1.6	Eight 0 Detect. Set when a string of eight consecutive 0s have been received at RPOS and RNEG.					
16ZD]	RIR1.5	Sixteen 0 Detect. Set when a string of 16 consecutive 0s have been received at RPOS and RNEG.					
RESF	.]	RIR1.4	Receive Elastic Store Full. Set when the receive elastic store buffer fills and a frame is deleted.					
RESE]	RIR1.3	Receive Elastic Store Empty. Set when the receive elastic store buffer empties and a frame is repeated.					
SEFE	;]	RIR1.2	Severely Errored Framing Event. Set when 2 out of 6 framing bits (Ft or FPS) are received in error.					
B8ZS		RIR1.1	B8ZS Code detected at R mode is selec	word Detec POS and RN ted or not via	t. Set when EG independe a CCR2.6.	a B8ZS coo ent of whether	leword is the B8ZS	
FBE]	RIR1.0	Frame Bit E bit is received	C rror. Set wh 1 in error.	nen a Ft (D4)	or FPS (ESF	⁷) framing	

RIR1: RECEIVE INFORMATION REGISTER 1 (Address = 22 Hex)

(MSB)				-		-	(LSB)	
RL1	RL0	TESF	TESE	TSLIP	JALT	RPDV	TPDV	
SYMBC RL1	DL PO	PSITION RIR2.7	NAME AND Receive Leve	DESCRIPT	ION Sable 5-1.			
RL0	1	RIR2.6	Receive Leve	el Bit 0. See <u>T</u>	<u>able 5-1</u> .			
TESF]	RIR2.5	Transmit Elastic Store Full. Set when the transmit store buffer fills and a frame is deleted.					
TESE]	RIR2.4	Transmit Els store buffer e	astic Store E mpties and a f	mpty. Set with the set with the set of the	hen the trans	mit elastic	
TSLIP		RIR2.3	Transmit E transmit elast	lastic Store ic store has ei	Slip Occur ther repeated	rrence. Set or deleted a t	when the frame.	
JALT RIR2.2			Jitter Attent FIFO reaches jitter attenuat	ator Limit 's to within 4 b ion operation.	Trip. Set who its of its limits of its limits	en the jitter it; useful for	attenuator debugging	
RPDV	·]	RIR2.1	Receive Puls stream does r density.	Se Density V not meet the A	iolation. Set ANSI T1.403	when the re requirements	ceive data s for pulse	
TPDV		RIR2.0	Transmit Pu stream does r density.	Ise Density V not meet the A	v iolation. Set ANSI T1.403	when the tra requirement	nsmit data s for pulse	

RIR2: RECEIVE INFORMATION REGISTER 2 (Address = 31 Hex)

Table 5-1. Receive T1 Level Indication

RL1	RL0	TYPICAL LEVEL RECEIVED (dB)
0	0	+2 to -7.5
0	1	-7.5 to -15
1	0	-15 to -22.5
1	1	Less than -22.5

SR1: STATUS REGISTER 1 (Address = 20 Hex)

	(MSB)							(LSB)	
	LUP	LDN	LOTC	RSLIP	RBL	RYEL	RCL	RLOS	
	SYMBC Lup)L PC	DSITION SR1.7	NAME AND DESCRIPTION Loop Up Code Detected. Set when the repeating000 loop up code is being received.					
	LDN		SR1.6	Loop Down loop down co	Code Deter	cted. Set whe eceived.	n the repeating	ng001	
	LOTC		SR1.5	Loss of Transmit Clock . Set when the TCLK pin has no transitioned for one channel time (or 5.2μ s). Will force pin 1 high if enabled via CCR1.6. Based on RCLK.					
	RSLIF)	SR1.4	Receive Elastic Store Slip Occurrence . Set when the receive elastic store has either repeated or deleted a frame.					
	RBL		SR1.3	Receive Blu RTIP and RR	e Alarm. Se RING. See no	et when a blutte below.	ue alarm is r	received at	
	RYEL SR1.2		SR1.2	Receive Yellow Alarm . Set when a yellow alarm is received RTIP and RRING.					
	RCL		SR1.1	Receive Car detected at R	rier Loss . Se TIP and RRI	et when 192 c NG.	onsecutive 0s	have been	
RLOS SR1.0		SR1.0	Receive Loss of Sync . Set when the device is not synchronized to the receive T1 stream.						

Table	5-2.	Alarm	Set and	Clear	Criteria
-------	------	-------	---------	-------	----------

ALARM	SET CRITERIA	CLEAR CRITERIA
Blue Alarm (AIS) (see note below)	When over a 3ms window, five or	When over a 3ms window, six or
	less 0s are received	more 0s are received
Yellow Alarm	When bit 2 of 256 consecutive	When bit 2 of 256 consecutive
1. D4 bit 2 mode (RCR2.2=0)	channels is set to 0 for at least 254	channels is set to 0 for less than 254
	occurrences	occurrences
2. D4 12^{th} F-bit mode (RCR2.2=1;		
this mode is also referred to as	When the 12 th framing bit is set to	When the 12 th framing bit is set to 0
the "Japanese Yellow Alarm")	1 for two consecutive occurrences	for two consecutive occurrences
3. ESF Mode	When 16 consecutive patterns of	When 14 or less patterns of 00FF
	00FF hex appear in the FDL	hex out of 16 possible appear in the
		FDL
Red Alarm (RCL) (this alarm is	When 192 consecutive 0s are	When 14 or more 1s out of 112
also referred to as Loss of Signal)	received	possible bit positions are received
		starting with the first 1 received

Note: The definition of Blue Alarm (or Alarm Indication Signal) is an unframed all-ones signal. Blue alarm detectors should be able to operate properly in the presence of a 10-3 error rate and they should not falsely trigger on a framed all-ones signal. The blue alarm criteria in the DS2151Q has been set to achieve this performance. It is recommended that the RBL bit be qualified with the RLOS status bit in detecting a blue alarm.

5.1 Loop Up/Down Code Detection

Bits SR1.7 and SR1.6 will indicate when either the standard Loop Up or Loop Down codes are being received by the DS2151Q. When a Loop Up code has been received for 5 seconds, the CPE is expected to loop the recovered data (without correcting BPVs) back to the source. The Loop Down code indicates that the loopback should be discontinued. See the AT&T publication TR 62411 for more details. The DS2151Q will detect the Loop Up/Down codes in both framed and unframed circumstances with bit error rates as high as 10**-2. The loop code detector has a nominal integration period of 48ms. Hence, after about 48ms of receiving either code, the proper status bit will be set to a 1. After this initial indication, it is recommended that the software poll the DS2151Q every 100ms to 500ms until 5 seconds have elapsed to insure that the code is continuously present. Once 5 seconds have passed, the DS2151Q should be taken into or out of loopback via the Remote Loopback (RLB) bit in CCR1.

(MSB)							(LSB)
RMF	TMF	SEC	RFDL	TFDL	RMTCH	RAF	-
SYMBC RMF	DL PC	DSITION SR2.7	NAME AND Receive Mul	DESCRIPT tiframe. Set	T ION on receive mu	ltiframe bour	ndaries.
TMF		SR2.6	Transmit M	ultiframe. Se	et on transmit	multiframe b	oundaries.
SEC		SR2.5	One Second RCLK; will b every 3 secor	Timer . Set be set in increads.	on increments ments of 999r	s of 1 second ns, 999ms, ar	l based on nd 1002ms
RFDL		SR2.4	Receive FDL Buffer Full . Set when the receive FDL bu (RFDL) fills to capacity (8 bits).				
TFDL		SR2.3	Transmit Fl buffer (TFDI	DL Buffer I L) empties.	Empty. Set w	when the tran	ısmit FDL
RMTC	Н	SR2.2	Receive FD matches eithe	L Match (er RFDLM1 (Occurrence . or RFDLM2.	Set when t	he RFDL
RAF		SR2.1	Receive FD received in th	L Abort. Se ne FDL.	et when eight	consecutive	ones are
_		SR2.0	Not Assigned	d. Should be	set to 0 when	written.	

SR2: STATUS REGISTER 2 (Address = 21 Hex)

(MSB)				(*********			(LSB)
LUP	LDN	LOTC	SLIP	RBL	RYEL	RCL	RLOS
SYMBC LUP	DL P	OSITION IMR1.7	NAME ANI Loop Up Co 0 = interrupt 1 = interrupt	DESCRIPT de Detected. masked enabled	ΓΙΟΝ		
LDN		IMR1.6	Loop Down 0 = interrupt 1 = interrupt	Code Detect masked enabled	ed.		
LOTC		IMR1.5	Loss of Tran 0 = interrupt 1 = interrupt	n smit Clock. masked enabled			
SLIP		IMR1.4	Elastic Store 0 = interrupt 1 = interrupt	e Slip Occurr masked enabled	rence.		
RBL		IMR1.3	Receive Blue 0 = interrupt 1 = interrupt	e Alarm. masked enabled			
RYEL	_	IMR1.2	Receive Yell 0 = interrupt 1 = interrupt	low Alarm. masked enabled			
RCL		IMR1.1	Receive Car 0 = interrupt 1 = interrupt	rier Loss. masked enabled			
RLOS	3	IMR1.0	Receive Los 0 = interrupt 1 = interrupt	s of Sync. masked enabled			

IMR1: INTERRUPT MASK REGISTER 1 (Address = 7F Hex)