



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

www.maxim-ic.com


GENERAL DESCRIPTION

The DS2155 is a software-selectable T1, E1, or J1 single-chip transceiver (SCT) for short-haul and long-haul applications. The DS2155 is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled by an 8-bit parallel port configured for Intel or Motorola bus operations. The DS2155 is pin and software compatible with the DS2156.

The LIU is composed of transmit and receive interfaces and a jitter attenuator. The transmit interface is responsible for generating the necessary waveshapes for driving the network and providing the correct source impedance depending on the type of media used. T1 waveform generation includes DSX-1 line buildouts as well as CSU line buildouts of -7.5dB, -15dB, and -22.5dB. E1 waveform generation includes G.703 waveshapes for both 75Ω coax and 120Ω twisted cables. The receive interface provides network termination and recovers clock and data from the network.

APPLICATIONS

T1/E1/J1 Line Cards
Switches and Routers
Add-Drop Multiplexers



FEATURES

- Complete T1/DS1/ISDN-PRI/J1 Transceiver Functionality
- Complete E1 (CEPT) PCM-30/ISDN-PRI Transceiver Functionality
- Long-Haul and Short-Haul Line Interface for Clock/Data Recovery and Waveshaping
- CMI Coder/Decoder for Optical I/F
- Crystal-Less Jitter Attenuator
- Fully Independent Transmit and Receive Functionality
- Dual HDLC Controllers
- Programmable BERT Generator and Detector
- Internal Software-Selectable Receive and Transmit-Side Termination Resistors for $75\Omega/100\Omega/120\Omega$ T1 and E1 Interfaces
- Dual Two-Frame Elastic-Store Slip Buffers that Connect to Asynchronous Backplanes Up to 16.384MHz
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz Clock Output Synthesized to Recovered Network Clock

Features continued in Section 3.

ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE
DS2155L	0°C to +70°C	100 LQFP
DS2155L+	0°C to +70°C	100 LQFP
DS2155LN	-40°C to +85°C	100 LQFP
DS2155LN+	-40°C to +85°C	100 LQFP
DS2155G	0°C to +70°C	100 CSBGA
DS2155G+	0°C to +70°C	100 CSBGA
DS2155GN	-40°C to +85°C	100 CSBGA
DS2155GN	-40°C to +85°C	100 CSBGA

+ Denotes a lead-free/RoHS-compliant package.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

1. TABLE OF CONTENTS

1.	TABLE OF CONTENTS	2
1.1	TABLE OF FIGURES	6
1.2	TABLE OF TABLES.....	7
2.	DATA SHEET REVISION HISTORY	8
3.	MAIN FEATURES.....	10
3.1	FUNCTIONAL DESCRIPTION	13
3.2	BLOCK DIAGRAM.....	15
4.	PIN FUNCTION DESCRIPTION	19
4.1	TRANSMIT SIDE	19
4.2	RECEIVE SIDE	21
4.3	PARALLEL CONTROL PORT PINS	24
4.4	EXTENDED SYSTEM INFORMATION BUS.....	25
4.5	USER OUTPUT PORT PINS	26
4.6	JTAG TEST ACCESS PORT PINS.....	27
4.7	LINE INTERFACE PINS.....	28
4.8	SUPPLY PINS	29
4.9	L AND G PACKAGE PINOUT	30
4.10	10MM CSBGA PIN CONFIGURATION	32
5.	PARALLEL PORT	33
5.1	REGISTER MAP	33
6.	PROGRAMMING MODEL.....	39
6.1	POWER-UP SEQUENCE	40
6.1.1	<i>Master Mode Register</i>	40
6.2	INTERRUPT HANDLING	41
6.3	STATUS REGISTERS.....	41
6.4	INFORMATION REGISTERS	42
6.5	INTERRUPT INFORMATION REGISTERS	42
7.	SPECIAL PER-CHANNEL REGISTER OPERATION	43
8.	CLOCK MAP	45
9.	T1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS.....	46
9.1	T1 CONTROL REGISTERS	46
9.2	T1 TRANSMIT TRANSPARENCY	51
9.3	AIS-CI AND RAI-CI GENERATION AND DETECTION	51
9.4	T1 RECEIVE-SIDE DIGITAL-MILLIWATT CODE GENERATION.....	52
10.	E1 FRAMER/FORMATTER CONTROL AND STATUS REGISTERS.....	55
10.1	E1 CONTROL REGISTERS.....	55
10.2	AUTOMATIC ALARM GENERATION	59
10.3	E1 INFORMATION REGISTERS.....	60
11.	COMMON CONTROL AND STATUS REGISTERS	62
11.1	T1/E1 STATUS REGISTERS	63

12.	I/O PIN CONFIGURATION OPTIONS.....	69
13.	LOOPBACK CONFIGURATION	71
13.1	PER-CHANNEL LOOPBACK	73
14.	ERROR COUNT REGISTERS	75
14.1	LINE-CODE VIOLATION COUNT REGISTER (LCVCR).....	76
14.1.1	<i>T1 Operation.....</i>	76
14.1.2	<i>E1 Operation.....</i>	76
14.2	PATH CODE VIOLATION COUNT REGISTER (PCVCR)	78
14.2.1	<i>T1 Operation.....</i>	78
14.2.2	<i>E1 Operation.....</i>	78
14.3	FRAMES OUT-OF-SYNC COUNT REGISTER (FOSCR).....	79
14.3.1	<i>T1 Operation.....</i>	79
14.3.2	<i>E1 Operation.....</i>	79
14.4	E-BIT COUNTER (EBCR).....	80
15.	DS0 MONITORING FUNCTION	81
16.	SIGNALING OPERATION.....	83
16.1	RECEIVE SIGNALING	83
16.1.1	<i>Processor-Based Signaling.....</i>	83
16.1.2	<i>Hardware-Based Receive Signaling</i>	84
16.2	TRANSMIT SIGNALING.....	89
16.2.1	<i>Processor-Based Mode.....</i>	89
16.2.2	<i>Software Signaling Insertion-Enable Registers, E1 CAS Mode.....</i>	93
16.2.3	<i>Software Signaling Insertion-Enable Registers, T1 Mode.....</i>	95
16.2.4	<i>Hardware-Based Mode.....</i>	95
17.	PER-CHANNEL IDLE CODE GENERATION	96
17.1	IDLE-CODE PROGRAMMING EXAMPLES.....	97
18.	CHANNEL BLOCKING REGISTERS	101
19.	ELASTIC STORES OPERATION.....	104
19.1	RECEIVE SIDE	107
19.1.1	<i>T1 Mode</i>	107
19.1.2	<i>E1 Mode</i>	107
19.2	TRANSMIT SIDE	107
19.2.1	<i>T1 Mode</i>	108
19.2.2	<i>E1 Mode</i>	108
19.3	ELASTIC STORES INITIALIZATION	108
19.4	MINIMUM DELAY MODE	108
20.	G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY).....	109
21.	T1 BIT-ORIENTED CODE (BOC) CONTROLLER.....	110
21.1	TRANSMIT BOC.....	110
<i>Transmit a BOC</i>	<i>110</i>	
21.2	RECEIVE BOC	110
<i>Receive a BOC</i>	<i>110</i>	
22.	ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION (E1 ONLY)	113

22.1	METHOD 1: HARDWARE SCHEME	113
22.2	METHOD 2: INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME	113
22.3	METHOD 3: INTERNAL REGISTER SCHEME BASED ON CRC4 MULTIFRAME	116
23.	HDLC CONTROLLERS	126
23.1	BASIC OPERATION DETAILS	126
23.2	HDLC CONFIGURATION.....	126
23.2.1	<i>FIFO Control.....</i>	130
23.3	HDLC MAPPING.....	131
23.3.1	<i>Receive.....</i>	131
23.3.2	<i>Transmit.....</i>	133
23.3.3	<i>FIFO Information</i>	138
23.3.4	<i>Receive Packet-Bytes Available.....</i>	138
23.3.5	<i>HDLC FIFOs</i>	139
23.4	RECEIVE HDLC CODE EXAMPLE.....	140
23.5	LEGACY FDL SUPPORT (T1 MODE).....	140
23.5.1	<i>Overview</i>	140
23.5.2	<i>Receive Section</i>	140
23.5.3	<i>Transmit Section</i>	142
23.6	D4/SLC-96 OPERATION	142
24.	LINE INTERFACE UNIT (LIU)	143
24.1	LIU OPERATION	143
24.2	RECEIVER	143
24.2.1	<i>Receive Level Indicator and Threshold Interrupt.....</i>	144
24.2.2	<i>Receive G.703 Synchronization Signal (E1 Mode).....</i>	144
24.2.3	<i>Monitor Mode</i>	144
24.3	TRANSMITTER	145
24.3.1	<i>Transmit Short-Circuit Detector/Limiter.....</i>	145
24.3.2	<i>Transmit Open-Circuit Detector.....</i>	145
24.3.3	<i>Transmit BPV Error Insertion</i>	145
24.3.4	<i>Transmit G.703 Synchronization Signal (E1 Mode).....</i>	145
24.4	MCLK PRESCALER	146
24.5	JITTER ATTENUATOR.....	146
24.6	CMI (CODE MARK INVERSION) OPTION.....	146
24.7	LIU CONTROL REGISTERS.....	147
24.8	RECOMMENDED CIRCUITS.....	156
24.9	COMPONENT SPECIFICATIONS.....	158
25.	PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION	163
26.	BERT FUNCTION	170
26.1	STATUS	170
26.2	MAPPING	170
26.3	BERT REGISTER DESCRIPTIONS	172
26.4	BERT REPETITIVE PATTERN SET.....	176
26.5	BERT BIT COUNTER	177
26.6	BERT ERROR COUNTER.....	178
27.	PAYLOAD ERROR-INSERTION FUNCTION (T1 MODE ONLY).....	180
27.1	NUMBER-OF-ERRORS REGISTERS.....	182
27.1.1	<i>Number-of-Errors Left Register.....</i>	183
28.	INTERLEAVED PCM BUS OPERATION (IBO).....	184

28.1	CHANNEL INTERLEAVE	184
28.2	FRAME INTERLEAVE.....	184
29.	EXTENDED SYSTEM INFORMATION BUS (ESIB)	187
30.	PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER	191
31.	FRACTIONAL T1/E1 SUPPORT	191
32.	USER-PROGRAMMABLE OUTPUT PINS.....	193
33.	TRANSMIT FLOW DIAGRAMS	194
34.	JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT	199
34.1	DESCRIPTION	199
34.2	INSTRUCTION REGISTER.....	202
34.3	TEST REGISTERS.....	204
34.4	BOUNDARY SCAN REGISTER.....	204
34.5	BYPASS REGISTER	204
34.6	IDENTIFICATION REGISTER.....	204
35.	FUNCTIONAL TIMING DIAGRAMS.....	208
35.1	T1 MODE	208
35.2	E1 MODE	213
36.	OPERATING PARAMETERS	222
37.	AC TIMING PARAMETERS AND DIAGRAMS	224
37.1	MULTIPLEXED BUS AC CHARACTERISTICS	224
37.2	NONMULTIPLEXED BUS AC CHARACTERISTICS	227
37.3	RECEIVE-SIDE AC CHARACTERISTICS	230
37.4	BACKPLANE CLOCK TIMING: AC CHARACTERISTICS	233
37.5	TRANSMIT AC CHARACTERISTICS	234
38.	PACKAGE INFORMATION	237
38.1	100-PIN LQFP (56-G5002-000)	237
38.2	100-BALL CSBGA (56-G6008-001)	238

1.1 Table of Figures

Figure 3-1. Block Diagram	15
Figure 3-2. Receive and Transmit LIU	16
Figure 3-3. Receive and Transmit Framer/HDLC	17
Figure 3-4. Backplane Interface	18
Figure 4-1. 10mm CSBGA Pin Configuration	32
Figure 6-1. Programming Sequence	39
Figure 8-1. Clock Map	45
Figure 16-1. Simplified Diagram of Receive Signaling Path	83
Figure 16-2. Simplified Diagram of Transmit Signaling Path	89
Figure 20-1. CRC-4 Recalculate Method	109
Figure 24-1. Typical Monitor Application	144
Figure 24-2. CMI Coding	146
Figure 24-3. Software-Selected Termination, Metallic Protection	156
Figure 24-4. Software-Selected Termination, Longitudinal Protection	157
Figure 24-5. E1 Transmit Pulse Template	159
Figure 24-6. T1 Transmit Pulse Template	159
Figure 24-7. Jitter Tolerance	160
Figure 24-8. Jitter Tolerance (E1 Mode)	160
Figure 24-9. Jitter Attenuation (T1 Mode)	161
Figure 24-10. Jitter Attenuation (E1 Mode)	161
Figure 24-11. Optional Crystal Connections	162
Figure 26-1. Simplified Diagram of BERT in Network Direction	171
Figure 26-2. Simplified Diagram of BERT in Backplane Direction	171
Figure 28-1. IBO Example	186
Figure 29-1. ESIB Group of Four DS2155s	187
Figure 33-1. T1 Transmit Flow Diagram	194
Figure 33-2. E1 Transmit Flow Diagram	195
Figure 34-1. JTAG Functional Block Diagram	199
Figure 34-2. TAP Controller State Diagram	202
Figure 35-1. Receive-Side D4 Timing	208
Figure 35-2. Receive-Side ESF Timing	208
Figure 35-3. Receive-Side Boundary Timing (Elastic Store Disabled)	209
Figure 35-4. Receive-Side 1.544MHz Boundary Timing (Elastic Store Enabled)	209
Figure 35-5. Receive-Side 2.048MHz Boundary Timing (Elastic Store Enabled)	210
Figure 35-6. Transmit-Side D4 Timing	210
Figure 35-7. Transmit-Side ESF Timing	211
Figure 35-8. Transmit-Side Boundary Timing (with Elastic Store Disabled)	211
Figure 35-9. Transmit-Side 1.544MHz Boundary Timing (Elastic Store Enabled)	212
Figure 35-10. Transmit-Side 2.048MHz Boundary Timing (Elastic Store Enabled)	212
Figure 35-11. Receive-Side Timing	213
Figure 35-12. Receive-Side Boundary Timing (with Elastic Store Disabled)	213
Figure 35-13. Receive-Side Boundary Timing, RSYSCLK = 1.544MHz (Elastic Store Enabled)	214
Figure 35-14. Receive-Side Boundary Timing, RSYSCLK = 2.048MHz (Elastic Store Enabled)	214
Figure 35-15. Receive IBO Channel Interleave Mode Timing	215
Figure 35-16. Receive IBO Frame Interleave Mode Timing	216
Figure 35-17. G.802 Timing, E1 Mode Only	217
Figure 35-18. Transmit-Side Timing	217
Figure 35-19. Transmit-Side Boundary Timing (Elastic Store Disabled)	218
Figure 35-20. Transmit-Side Boundary Timing, TSYSCLK = 1.544MHz (Elastic Store Enabled)	218
Figure 35-21. Transmit-Side Boundary Timing, TSYSCLK = 2.048MHz (Elastic Store Enabled)	219
Figure 35-22. Transmit IBO Channel Interleave Mode Timing	220

Figure 35-23. Transmit IBO Frame Interleave Mode Timing	221
Figure 37-1. Intel Multiplexed Bus Read Timing (BTS = 0/MUX = 1).....	225
Figure 37-2. Intel Multiplexed Bus Write Timing (BTS = 0/MUX = 1).....	225
Figure 37-3. Motorola Multiplexed Bus Timing (BTS = 1/MUX = 1)	226
Figure 37-4. Intel Nonmultiplexed Bus Read Timing (BTS = 0/MUX = 0)	228
Figure 37-5. Intel Nonmultiplexed Bus Write Timing (BTS = 0/MUX = 0)	228
Figure 37-6. Motorola Nonmultiplexed Bus Read Timing (BTS = 1/MUX = 0).....	229
Figure 37-7. Motorola Nonmultiplexed Bus Write Timing (BTS = 1/MUX = 0).....	229
Figure 37-8. Receive-Side Timing	231
Figure 37-9. Receive-Side Timing, Elastic Store Enabled	232
Figure 37-10. Receive Line Interface Timing	232
Figure 37-11 Receive Timing Delay RCLK to BPCLK.....	233
Figure 37-12. Transmit-Side Timing	235
Figure 37-13. Transmit-Side Timing, Elastic Store Enabled.....	236
Figure 37-14. Transmit Line Interface Timing.....	236

1.2 Table of Tables

Table 4-A. Pin Description Sorted by Pin Number	30
Table 5-A. Register Map Sorted by Address	33
Table 9-A. T1 Alarm Criteria	54
Table 10-A. E1 Sync/Resync Criteria	56
Table 10-B. E1 Alarm Criteria	61
Table 14-A. T1 Line Code Violation Counting Options	76
Table 14-B. E1 Line-Code Violation Counting Options	76
Table 14-C. T1 Path Code Violation Counting Arrangements.....	78
Table 14-D. T1 Frames Out-of-Sync Counting Arrangements	79
Table 16-A. Time Slot Numbering Schemes.....	90
Table 17-A. Idle-Code Array Address Mapping	96
Table 17-B. GRIC and GTIC Functions.....	98
Table 19-A. Elastic Store Delay After Initialization	108
Table 23-A. HDLC Controller Registers	127
Table 24-A. Component List (Software-Selected Termination, Metallic Protection).....	156
Table 24-B. Component List (Software-Selected Termination, Longitudinal Protection).....	157
Table 24-C. Transformer Specifications.....	158
Table 27-A. Transmit Error-Insertion Setup Sequence	180
Table 27-B. Error Insertion Examples.....	182
Table 34-A. Instruction Codes for IEEE 1149.1 Architecture	203
Table 34-B. ID Code Structure	204
Table 34-C. Device ID Codes	204
Table 34-D. Boundary Scan Control Bits.....	205

2. DATA SHEET REVISION HISTORY

REVISION	DESCRIPTION
080607	In <i>Section 3: Line Interface</i> and <i>Section 3.1: Functional Description</i> , corrected dB values for E1 and T1 (page 10 and page 13): E1: 0 to -43dB and 0 to -12dB T1: 0 to -15dB and 0 to -36dB
040907	Added Note 1 (GBD for cold temp) to <i>Absolute Maximum Ratings</i> (Section 36).
041806	Replaced Figure 24-3 and Figure 24-4, added Table 24-A and Table 24-B.
011606	Added lead-free packages to Ordering Information table on page 1.
100903	<p>Add revision history table: The previous version of the DS2155 data sheet (12-06-02) did not incorporate a revision history table and did not describe new features added to B1 revision of the DS2155.</p> <p>THE FOLLOWING WERE INADVERTENTLY REMOVED FROM THE PREVIOUS VERSION OF THE DS2155 DATA SHEET:</p> <ul style="list-style-type: none"> Add CSBGA package information to Ordering Information table on front page Add CSBGA package thermal characteristics to Operating Parameters section Add Transmit Line Build Out Control register (TLBC) description Add Transmit Line Build Out Control register (TLBC) to Port Map Add Transmit Line Build Out Control register (TLBC) description to LIU TRANSMIT section <p>THE FOLLOWING ARE CORRECTIONS TO ERRORS IN THE PREVIOUS VERSION OF THE DS2155 DATA SHEET:</p> <ul style="list-style-type: none"> Correct Device ID in Device Identification Register Correct Device ID in JTAG ID Code table Correct minimum value for t_{DHW} in AC CHARACTERISTICS: MULTIPLEXED PARALLEL PORT table. t_{DHW} was changed from 5ns to 0ns Correct minimum value for t_{DDR} in AC CHARACTERISTICS: MULTIPLEXED PARALLEL PORT table. t_{DDR} was changed from unstated to 20ns Corrections to AC CHARACTERISTICS: TRANSMIT SIDE timing table. <ol style="list-style-type: none"> 1. t_{CP}, t_{CH}, t_{CL}, t_{LP}, t_{LH}, t_{LL}, and t_{SP} typical values have been restated to reflect various IBO modes. 2. t_{CH}, t_{CL}, t_{LH}, t_{LL} minimum values have been changed from 75ns to 20ns. 3. t_{SP}, t_{LL} minimum values have been changed from 50ns to 20ns. 4. t_{D3} minimum values have been changed from 75ns to 22ns. Corrections to AC CHARACTERISTICS: RECEIVE SIDE timing table. <ol style="list-style-type: none"> 1. t_{CP}, t_{CH}, t_{CL}, t_{LP}, t_{LH}, t_{LL}, and t_{SP} typical values have been restated to reflect various IBO modes. 2. t_{CH}, t_{CL} minimum values have been changed from 75ns to 20ns. 3. t_{SH}, t_{SL} minimum values have been changed from 50ns to 20ns. 4. t_{SH}, t_{SL} typical values have been added. 5. t_{D3}, t_{D4} minimum values have been changed from 50ns to 22ns. Correct Transmit Signaling Registers (E1 Mode, CCS Format) table in Transmit Signaling section

REVISION	DESCRIPTION
	The definition of the EGL bit in the LIC1 register has been corrected for both T1 and E1 mode. T1 Mode: EGL = 1 was changed from 15dB to -15dB E1 Mode: EGL = 0 was changed from -10dB to -12dB
THE FOLLOWING ARE FORMAT CHANGES AND ADDED OR REMOVED TEXT, TABLES OR DIAGRAMS:	
Replace X* format for showing active low signals with \bar{X}	
Remove redundant statements about “multiport configurations” in Interrupt Handling section	
Remove BASIC NETWORK CONNECTIONS figure in LINE INTERFACE UNIT section	
Add “Simplified Diagram of BERT in Network Direction” figure to BERT section	
Add “Simplified Diagram of BERT in Backplane Direction” figure to BERT section	
Add Receive Signaling Registers (E1 Mode, CCS Format) table to Receive Signaling section	
Add GRIC and GTIC function table to IAAR register	
Changed Table of contents to include table of figures and table of tables.	
Add note for FASRC bit.	
Add T1 and E1 Transmit Flow Chart.	
Added RCLK to BPCLK timing diagram.	
THE FOLLOWING ARE NEW FEATURES AVAILABLE ON THE DS2155 REV B1 AND ARE EXPLAINED IN THE BODY OF THE DATA SHEET	
Add FRAS0, TCCS, RCCS and GRSRE bits to Signaling Control Register (SIGCR)	
Add section on AIS-CI and RAI-CI Generation and Detection	
Add RAIS-CI status bit to Status Register 4 (SR4) and Interrupt Mask Register 4 (IMR4)	
Add RAIS-CI status bit to Status Register 4 (SR4)	
Add TRAI-CI control bit to T1 Common Control Register 1 (TCCR1)	
Add TAIS-CI control bit to T1 Common Control Register 1 (TCCR1)	
Add Pseudorandom 2E9-1 pattern to PS0, PS1 and PS2 bit description in Bert Control Register 1 (BCR1)	
Add BD bit to Information Register 2 (INFO2)	
Add ILUT status bit to Status Register 1 (SR1) and Interrupt Mask Register 1 (IMR1)	
Add INTDIS and TMSS bits to Common Control Register 3 (CCR3)	

3. MAIN FEATURES

The DS2155 contains all of the features of the previous generation of Dallas Semiconductor's T1 and E1 SCTs plus many new features.

General

- Programmable output clocks for fractional T1, E1, H0, and H12 applications
- Interleaving PCM bus operation
- 8-bit parallel control port, multiplexed or nonmultiplexed, Intel or Motorola
- IEEE 1149.1 JTAG-Boundary Scan
- 3.3V supply with 5V tolerant inputs and outputs
- Pin compatible with DS2156, DS2152/DS2154, and DS21x5Y SCT family
- Signaling System 7 Support
- RAI-CI, AIS-CI support
- 100-pin LQFP (14mm x 14mm) (DS2155L)
- 100-pin CSBGA (10mm x 10mm) (DS2155G)
- 3.3V supply with 5V tolerant inputs and outputs
- Evaluation kits
- IEEE 1149.1 JTAG boundary scan
- Driver source code available from the factory

Line Interface

- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Fully software configurable
- Short-haul and long-haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0 to -43dB or 0 to -12dB for E1 applications and 0 to -15dB or 0 to -36dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal receive termination option for 75Ω, 100Ω, and 120Ω lines
- Internal transmit termination option for 75Ω, 100Ω, and 120Ω lines
- Monitor application gain settings of 20dB, 26dB, and 32dB
- G.703 receive synchronization-signal mode
- Flexible transmit waveform generation
- T1 DSX-1 line buildouts
- T1 CSU line buildouts of -7.5dB, -15dB, and -22.5dB
- E1 waveforms include G.703 waveshapes for both 75Ω coax and 120Ω twisted cables
- AIS generation independent of loopbacks
- Alternating ones and zeros generation
- Square-wave output
- Open-drain output option
- NRZ format option

- Transmitter power-down
- Transmitter 50mA short-circuit limiter with current-limit-exceeded indication
- Transmit open-circuit-detected indication
- Line interface function can be completely decoupled from the framer/formatter

Clock Synthesizer

- Output frequencies include 2.048MHz, 4.096MHz, 8.192MHz, and 16.384MHz
- Derived from recovered receive clock

Jitter Attenuator

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication

Framer/Formatter

- Fully independent transmit and receive functionality
- Full receive and transmit path transparency
- T1 framing formats include D4 (SLC-96) and ESF
- Detailed alarm and status reporting with optional interrupt support
- Large path and line error counters for:
 - T1: BPV, CV, CRC6, and framing bit errors
 - E1: BPV, CV, CRC4, E-bit, and frame alignment errors
- Timed or manual update modes
- DS1 idle code generation on a per-channel basis in both transmit and receive paths
 - User-defined
 - Digital milliwatt
- ANSI T1.403-1998 Support
- RAI-CI detection and generation
- AIS-CI detection and generation
- E1ETS 300 011 RAI generation
- G.965 V5.2 link detect
- Ability to monitor one DS0 channel in both the transmit and receive paths
- In-band repeating pattern generators and detectors
 - Three independent generators and detectors
 - Patterns from 1 to 8 bits or 16 bits in length
- RCL, RLOS, RRA, and RAIS alarms interrupt on change-of-state

- Flexible signaling support
 - Software or hardware based
 - Interrupt generated on change of signaling data
 - Receive signaling freeze on loss-of-sync, carrier loss, or frame slip
- Addition of hardware pins to indicate carrier loss and signaling freeze
- Automatic RAI generation to ETS 300 011 specifications
- Access to Sa and Si bits
- Option to extend carrier loss criteria to a 1ms period as per ETS 300 233
- Japanese J1 support
 - Ability to calculate and check CRC6 according to the Japanese standard
 - Ability to generate Yellow Alarm according to the Japanese standard

TDM Bus

- Dual two-frame independent receive and transmit elastic stores
 - Independent control and clocking
 - Controlled slip capability with status
 - Minimum delay mode supported
- 16.384MHz maximum backplane burst rate
- Supports T1 to CEPT (E1) conversion
- Programmable output clocks for fractional T1, E1, H0, and H12 applications
- Interleaving PCM bus operation
- Hardware signaling capability
 - Receive signaling reinsertion to a backplane multiframe sync
 - Availability of signaling in a separate PCM data stream
 - Signaling freezing
- Ability to pass the T1 F-bit position through the elastic stores in the 2.048MHz backplane mode
- Access to the data streams in between the framer/formatter and the elastic stores
- User-selectable synthesized clock output

HDLC Controllers

- Two independent HDLC controllers
- Fast load and unload features for FIFOs
- SS7 support for FISU transmit and receive
- Independent 128-byte Rx and Tx buffers with interrupt support
- Access FDL, Sa, or single/multiple DS0 channels
- DS0 access includes Nx64 or Nx56
- Compatible with polled or interrupt driven environments
- Bit-oriented code (BOC) support

Test and Diagnostics

- Programmable on-chip bit error-rate testing
- Pseudorandom patterns including QRSS
- User-defined repetitive patterns
- Daly pattern
- Error insertion single and continuous
- Total bit and errored bit counts
- Payload error insertion
- Error insertion in the payload portion of the T1 frame in the transmit path
- Errors can be inserted over the entire frame or selected channels
- Insertion options include continuous and absolute number with selectable insertion rates
- F-bit corruption for line testing
- Loopbacks: remote, local, analog, and per-channel loopback

Extended System Information Bus

- Host can read interrupt and alarm status on up to 8 ports with a single bus read

User-Programmable Output Pins

- Four user-defined output pins for controlling external logic

Control Port

- 8-bit parallel control port
- Multiplexed or nonmultiplexed buses
- Intel or Motorola formats
- Supports polled or interrupt environments
- Software access to device ID and silicon revision
- Software reset supported
 - Automatic clear on power-up
- Hardware reset pin

The DS2155 is compliant with the following standards:

- ANSI: T1.403-1995, T1.231–1993, T1.408
- AT&T: TR54016, TR62411
- ITU: G.703, G.704, G.706, G.736, G.775, G.823, G.932, I.431, O.151, Q.161
- ITU-T: Recommendation I.432–03/93 B-ISDN User-Network Interface—Physical Layer Specification
- ETSI: ETS 300 011, ETS 300 166, ETS 300 233, CTR12, CTR4
- Japanese: JTG.703, JTI.431, JJ-20.11 (CMI Coding Only)

3.1 Functional Description

The DS2155 is a software-selectable T1, E1, or J1 single-chip transceiver (SCT) for short-haul and long-haul applications. The DS2155 is composed of an LIU, framer, HDLC controllers, and a TDM backplane interface, and is controlled by an 8-bit parallel port configured for Intel or Motorola bus operations. The DS2155 is pin and software compatible with the DS2156.

The LIU is composed of transmit and receive interfaces and a jitter attenuator. The transmit interface is responsible for generating the necessary waveshapes for driving the network and providing the correct source impedance depending on the type of media used. T1 waveform generation includes DSX-1 line buildouts as well as CSU line buildouts of -7.5dB, -15dB, and -22.5dB. E1 waveform generation includes G.703 waveshapes for both 75Ω coax and 120Ω twisted cables. The receive interface provides network termination and recovers clock and data from the network. The receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0 to -43dB or 0 to -12dB for E1 applications and 0 to -15dB or 0 to -36dB for T1 applications. The jitter attenuator removes phase jitter from the transmitted or received signal. The crystal-less jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications) and can be placed in either transmit or receive data paths. An additional feature of the LIU is a CMI coder/decoder for interfacing to optical networks.

On the transmit side, clock, data, and frame-sync signals are provided to the framer by the backplane interface section. The framer inserts the appropriate synchronization framing patterns, alarm information, calculates and inserts the CRC codes, and provides the B8ZS/HDB3 (zero code suppression) and AMI line coding. The receive-side framer decodes AMI, B8ZS, and HDB3 line coding, synchronizes to the data stream, reports alarm information, counts framing/coding/CRC errors, and provides clock/data and frame-sync signals to the backplane interface section.

Both the transmit and receive path have two HDLC controllers. The HDLC controllers transmit and receive data through the framer block. The HDLC controllers can be assigned to any time slot, group of time slots, portion of a time slot or to FDL (T1) or Sa bits (E1). Each controller has 128-byte FIFOs, thus reducing the amount of processor overhead required to manage the flow of data. In addition, built-in support for reducing the processor time is required in SS7 applications.

The backplane interface provides a versatile method of sending and receiving data from the host system. Elastic stores provide a method for interfacing to asynchronous systems, converting from a T1/E1 network to a 2.048MHz, 4.096MHz, 8.192MHz, or N x 64kHz system backplane. The elastic stores also manage slip conditions (asynchronous interface). An interleave bus option (IBO) is provided to allow up to eight transceivers to share a high-speed backplane.

The parallel port provides access for control and configuration of the DS2155's features. The extended system information bus (ESIB) function allows up to eight transceivers to be accessed by a single read for interrupt status or other user-selectable alarm status information. Diagnostic capabilities include loopbacks, PRBS pattern generation/detection, and 16-bit loop-up and loop-down code generation and detection.

Reader's Note: This data sheet assumes a particular nomenclature of the T1 operating environment. In each 125 μ s frame there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. Each channel is made up of eight bits that are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. The term "locked" is used to refer to two clock signals that are phase- or frequency-locked or derived from a common clock (i.e., a 1.544MHz clock can be locked to a 2.048MHz clock if they share the same 8kHz component). Throughout this data sheet, the following abbreviations are used:

B8ZS	Bipolar with 8 Zero Substitution
BOC	Bit-Oriented Code
CRC	Cyclical Redundancy Check
D4	Superframe (12 frames per multiframe) Multiframe Structure
ESF	Extended Superframe (24 frames per multiframe) Multiframe Structure
FDL	Facility Data Link
FPS	Framing Pattern Sequence in ESF
Fs	Signaling Framing Pattern in D4
Ft	Terminal Framing Pattern in D4
HDLC	High-Level Data Link Control
MF	Multiframe
SLC-96	Subscriber Loop Carrier—96 Channels

3.2 Block Diagram

[Figure 3-1](#) shows a simplified block diagram featuring the major components of the DS2155. Details are shown in subsequent figures. The block diagram is divided into three functional blocks: LIU, FRAMER, and BACKPLANE INTERFACE.

Figure 3-1. Block Diagram





Figure 3-2. Receive and Transmit LIU

Figure 3-3. Receive and Transmit Framer/HDLC





Figure 3-4. Backplane Interface

4. PIN FUNCTION DESCRIPTION

4.1 Transmit Side

Signal Name: **TCLK**
 Signal Description: **Transmit Clock**
 Signal Type: **Input**
 A 1.544MHz (T1) or a 2.048MHz (E1) primary clock. Used to clock data through the transmit-side formatter. TCLK can be internally sourced from MCLK. This is the most flexible method and requires only a single clock signal for both T1 or E1. If internal sourcing is used, then the TCLK pin should be connected low.

Signal Name: **TSER**
 Signal Description: **Transmit Serial Data**
 Signal Type: **Input**
 Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYCLK when the transmit-side elastic store is enabled.

Signal Name: **TCHCLK**
 Signal Description: **Transmit Channel Clock**
 Signal Type: **Output**
 A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel. Can also be programmed to output a gated transmit bit clock on a per-channel basis. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYCLK when the transmit-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.

Signal Name: **TCHBLK**
 Signal Description: **Transmit Channel Block**
 Signal Type: **Output**
 A user-programmable output that can be forced high or low during any of the channels. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYCLK when the transmit-side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all channels are used such as Fractional T1, Fractional E1, 384kbps (H0), 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning.

Signal Name: **TSYCLK**
 Signal Description: **Transmit System Clock**
 Signal Type: **Input**
 1.544MHz, 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz clock. Only used when the transmit-side elastic store function is enabled. Should be connected low in applications that do not use the transmit-side elastic store. See Section [28](#) for details on 4.096MHz, 8.192MHz, and 16.384MHz operation using the IBO.

Signal Name: **TLCLK**
 Signal Description: **Transmit Link Clock**
 Signal Type: **Output**
 Demand clock for the transmit link data [TLINK] input.
 T1 Mode: A 4kHz or 2kHz (ZBTSDI) clock.
 E1 Mode: A 4kHz to 20kHz clock.

Signal Name: **TLINK**

Signal Description: **Transmit Link Data**

Signal Type: **Input**

If enabled, this pin is sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs-bit position (D4), or the Z-bit position (ZBTSI) or any combination of the Sa-bit positions (E1).

Signal Name: **TSYNC**

Signal Description: **Transmit Sync**

Signal Type: **Input/Output**

A pulse at this pin establishes either frame or multiframe boundaries for the transmit side. Can be programmed to output either a frame or multiframe pulse. If this pin is set to output pulses at frame boundaries, it can also be set by IOCR1.3 to output double-wide pulses at signaling frames in T1 mode.

Signal Name: **TSSYNC**

Signal Description: **Transmit System Sync**

Signal Type: **Input**

Only used when the transmit-side elastic store is enabled. A pulse at this pin establishes either frame or multiframe boundaries for the transmit side. Should be connected low in applications that do not use the transmit-side elastic store.

Signal Name: **TSIG**

Signal Description: **Transmit Signaling Input**

Signal Type: **Input**

When enabled, this input samples signaling bits for insertion into outgoing PCM data stream. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYCLK when the transmit-side elastic store is enabled.

Signal Name: **TESO**

Signal Description: **Transmit Elastic Store Data Output**

Signal Type: **Output**

Updated on the rising edge of TCLK with data out of the transmit-side elastic store whether the elastic store is enabled or not. This pin is normally connected to TDATA.

Signal Name: **TDATA**

Signal Description: **Transmit Data**

Signal Type: **Input**

Sampled on the falling edge of TCLK with data to be clocked through the transmit-side formatter. This pin is normally connected to TESO.

Signal Name: **TPOSO**

Signal Description: **Transmit Positive-Data Output**

Signal Type: **Output**

Updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. Can be programmed to source NRZ data by the output data format (IOCR1.0) control bit. This pin is normally connected to TPOSI.

Signal Name: **TNEGO**

Signal Description: **Transmit Negative-Data Output**

Signal Type: **Output**

Updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. This pin is normally connected to TNEGI.

Signal Name: **TCLKO**

Signal Description: **Transmit Clock Output**
 Signal Type: **Output**
 Buffered clock that is used to clock data through the transmit-side formatter (i.e., either TCLK or RCLKI). This pin is normally connected to TCLKI.

Signal Name: **TPOSI**
 Signal Description: **Transmit Positive-Data Input**
 Signal Type: **Input**
 Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TPOSO by connecting the LIUC pin high. TPOSI and TNEGI can be connected together in NRZ applications.

Signal Name: **TNEGI**
 Signal Description: **Transmit Negative-Data Input**
 Signal Type: **Input**
 Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNego by connecting the LIUC pin high. TPOSI and TNEGI can be connected together in NRZ applications.

Signal Name: **TCLKI**
 Signal Description: **Transmit Clock Input**
 Signal Type: **Input**
 Line interface transmit clock. Can be internally connected to TCLKO by connecting the LIUC pin high.

4.2 Receive Side

Signal Name: **RLINK**
 Signal Description: **Receive Link Data**
 Signal Type: **Output**
 T1 Mode: Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTsI) one RCLK before the start of a frame.
 E1 Mode: Updated with the full E1 data stream on the rising edge of RCLK.

Signal Name: **RLCLK**
 Signal Description: **Receive Link Clock**
 Signal Type: **Output**
 T1 Mode: A 4kHz or 2kHz (ZBTsI) clock for the RLINK output.
 E1 Mode: A 4kHz to 20kHz clock.

Signal Name: **RCLK**
 Signal Description: **Receive Clock**
 Signal Type: **Output**
 1.544MHz (T1) or 2.048MHz (E1) clock that is used to clock data through the receive-side framer.

Signal Name: **RCHCLK**
 Signal Description: **Receive Channel Clock**
 Signal Type: **Output**
 A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYSCLK when the receive-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.

Signal Name: **RCHBLK**
 Signal Description: **Receive Channel Block**
 Signal Type: **Output**
 A user-programmable output that can be forced high or low during any of the 24 T1 or 32 E1 channels. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYCLK when the receive-side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all channels are used such as fractional service, 384kbps service, 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See Section [18](#) for details.

Signal Name: **RSER**
 Signal Description: **Receive Serial Data**
 Signal Type: **Output**
 Received NRZ serial data. Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the rising edges of RSYCLK when the receive-side elastic store is enabled.

Signal Name: **RSYNC**
 Signal Description: **Receive Sync**
 Signal Type: **Input/Output**
 An extracted pulse, one RCLK wide, is output at this pin that identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1) boundaries. If set to output frame boundaries, then through IOCR1.6, RSYNC can also be set to output double-wide pulses on signaling frames in T1 mode. If the receive-side elastic store is enabled, then this pin can be enabled to be an input through IOCR1.4, at which a frame or multiframe boundary pulse is applied.

Signal Name: **RFSYNC**
 Signal Description: **Receive Frame Sync**
 Signal Type: **Output**
 An extracted 8kHz pulse, one RCLK wide, is output at this pin that identifies frame boundaries.

Signal Name: **RMSYNC**
 Signal Description: **Receive Multiframe Sync**
 Signal Type: **Output**
 An extracted pulse, one RCLK wide (elastic store disabled) or one RSYCLK wide (elastic store enabled), is output at this pin that identifies multiframe boundaries.

Signal Name: **RDATA**
 Signal Description: **Receive Data**
 Signal Type: **Output**
 Updated on the rising edge of RCLK with the data out of the receive-side framer.

Signal Name: **RSYCLK**
 Signal Description: **Receive System Clock**
 Signal Type: **Input**
 1.544MHz, 2.048MHz, 4.096MHz, or 8.192MHz clock. Only used when the receive-side elastic store function is enabled. Should be connected low in applications that do not use the receive-side elastic store. See Section [28](#) for details on 4.096MHz and 8.192MHz operation using the IBO.

Signal Name: **RSIG**
 Signal Description: **Receive Signaling Output**
 Signal Type: **Output**
 Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the rising edges of RSYCLK when the receive-side elastic store is enabled.

Signal Name: **RLOS/LOTC**
 Signal Description: **Receive Loss-of-Sync/Loss-of-Transmit Clock**
 Signal Type: **Output**
 A dual function output that is controlled by the CCR1.0 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5μs.

Signal Name: **RCL**
 Signal Description: **Receive Carrier Loss**
 Signal Type: **Output**
 Set high when the line interface detects a carrier loss.

Signal Name: **RSIGF**
 Signal Description: **Receive Signaling Freeze**
 Signal Type: **Output**
 Set high when the signaling data is frozen by either automatic or manual intervention. Used to alert downstream equipment of the condition.

Signal Name: **BPCLK**
 Signal Description: **Backplane Clock**
 Signal Type: **Output**
 A user-selectable synthesized clock output that is referenced to the clock that is output at the RCLK pin.

Signal Name: **RPOSO**
 Signal Description: **Receive Positive-Data Output**
 Signal Type: **Output**
 Updated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally connected to RPOSI.

Signal Name: **RNEGO**
 Signal Description: **Receive Negative-Data Output**
 Signal Type: **Output**
 Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally connected to RNEGI.

Signal Name: **RCLKO**
 Signal Description: **Receive Clock Output**
 Signal Type: **Output**
 Buffered recovered clock from the network. This pin is normally connected to RCLKI.

Signal Name: **RPOSI**
 Signal Description: **Receive Positive-Data Input**
 Signal Type: **Input**
 Sampled on the falling edge of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be connected together for an NRZ interface. Can be internally connected to RPOSO by connecting the LIUC pin high.

Signal Name: **RNEGI**
 Signal Description: **Receive Negative-Data Input**
 Signal Type: **Input**
 Sampled on the falling edge of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be connected together for an NRZ interface. Can be internally connected to RNEGO by connecting the LIUC pin high.

Signal Name: **RCLKI**
 Signal Description: **Receive Clock Input**
 Signal Type: **Input**
 Clock used to clock data through the receive-side framer. This pin is normally connected to RCLKO. Can be internally connected to RCLKO by connecting the LIUC pin high.

4.3 Parallel Control Port Pins

Signal Name: **INT**
 Signal Description: **Interrupt**
 Signal Type: **Output**
 Flags host controller during conditions and events defined in the status registers. Active-low, open-drain output.

Signal Name: **TSTRST**
 Signal Description: **Tri-State Control and Device Reset**
 Signal Type: **Input**

A dual function pin. A 0-to-1 transition issues a hardware reset to the DS2155 register set. A reset clears all configuration registers. Configuration register contents are set to 0. Leaving TSTRST high tri-states all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board-level testing.

Signal Name: **MUX**
 Signal Description: **Bus Operation**
 Signal Type: **Input**
 Set low to select nonmultiplexed bus operation. Set high to select multiplexed bus operation.

Signal Name: **AD0 to AD7**
 Signal Description: **Data Bus [D0 to D7] or Address/Data Bus**
 Signal Type: **Input/Output**

In nonmultiplexed bus operation (**MUX** = 0), these serve as the data bus. In multiplexed bus operation (**MUX** = 1), these pins serve as an 8-bit multiplexed address/data bus.

Signal Name: **A0 to A6**
 Signal Description: **Address Bus**
 Signal Type: **Input**

In nonmultiplexed bus operation (**MUX** = 0), these serve as the address bus. In multiplexed bus operation (**MUX** = 1), these pins are not used and should be connected low.

Signal Name: **BTS**
 Signal Description: **Bus Type Select**
 Signal Type: **Input**

Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD (**DS**), ALE (AS), and WR (R/W) pins.

If BTS = 1, then these pins assume the function listed in parentheses () .

Signal Name: **RD (DS)**
 Signal Description: **Read Input, Data Strobe**
 Signal Type: **Input**

In Intel mode, RD determines when data is read from the device. In Motorola mode, DS is used to write to the device. See *Bus Timing Diagrams*.

Signal Name: **\overline{CS}**

Signal Description: **Chip Select**

Signal Type: **Input**

Must be low to read or write to the device. \overline{CS} is an active-low signal.

Signal Name: **ALE(AS)/A7**

Signal Description: **Address Latch Enable (Address Strobe) or A7**

Signal Type: **Input**

In nonmultiplexed bus operation ($MUX = 0$), serves as the upper address bit. In multiplexed bus operation ($MUX = 1$), serves to demultiplex the bus on a positive-going edge.

Signal Name: **\overline{WR} (R/W)**

Signal Description: **Write Input(Read/Write)**

Signal Type: **Input**

\overline{WR} is an active-low signal.

4.4 Extended System Information Bus

Signal Name: **ESIBS0**

Signal Description: **Extended System Information Bus Select 0**

Signal Type: **Input/Output**

Used to group two to eight DS2155s into a bus-sharing mode for alarm and status reporting. See Section [29](#) for more details.

Signal Name: **ESIBS1**

Signal Description: **Extended System Information Bus Select 1**

Signal Type: **Input/Output**

Used to group two to eight DS2155s into a bus-sharing mode for alarm and status reporting. See Section [29](#) for more details.

Signal Name: **ESIBRD**

Signal Description: **Extended System Information Bus Read**

Signal Type: **Input/Output**

Used to group two to eight DS2155s into a bus-sharing mode for alarm and status reporting. See Section [29](#) for more details.