# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# DS21Q43A Quad E1 Framer

#### www.dalsemi.com


### **FEATURES**

- Four E1 (CEPT or PCM-30) /ISDN-PRI framing transceivers
- All four framers are fully independent; transmit and receive sections of each framer are fully independent
- Frames to FAS, CAS, CCS, and CRC4 formats
- 8-bit parallel control port that can be connected to either multiplexed or nonmultiplexed buses
- Each of the four framers contains dual twoframe elastic stores that can connect to asynchronous or synchronous backplanes up to 8.192 MHz
- Easy access to Si and Sa bits
- Extracts and inserts CAS signaling
- Large counters for bipolar and code violations, CRC4 code word errors, FAS word errors, and E-bits
- Programmable output clocks for Fractional E1, per channel loopback, H0 and H12 applications
- Detects and generates AIS, remote alarm, and remote multiframe alarms
- Pin-compatible with DS21Q41B Quad T1 Framer
- 5V supply; low power CMOS
- Available in 128-pin TQFP
- Industrial (-40°C to +85°C) grade version available (DS21Q43ATN)

### DESCRIPTION

The DS21Q43A combines four of the popular DS2143 E1 Controllers onto a single monolithic die. The "A" designation denotes that some new features are available in the Quad version which were not available in the single E1 device. The added features in the DS21Q43A are listed in Section 1. The DS21Q43A offers a substantial space savings to applications that require more than one E1 framer on a card. The Quad version is only slightly bigger than the single E1 device. All four framers in the DS21Q43A are totally independent; they do not share a common framing synchronizer. Also, the transmit and receive sides of each framer are totally independent. The dual two-frame elastic stores contained in each of the four framers can be independently enabled and disabled as required. The DS21Q43A meets all of the latest specifications, including CCITT/ITU G.704, G.706, G.962, and I.431 as well as ETS 300 011 and ETS 300 233.

### **FUNCTIONAL DIAGRAM**



### **ACTUAL SIZE**




## **1.0 INTRODUCTION**

The DS21Q43A Quad E1 Framer is made up of five main parts: framer #0, framer #1, framer #2, framer #3, and the control port which is shared by all four framers. See the Block Diagram in Figure 1-1. Each of the four framers within the DS21Q43A maintains the same register structure that appeared in the DS2143. The two framer-select inputs (FS0 and FS1) are used to determine which framer within the DS21Q43A is being accessed. In this manner, software written for the DS2143 can also be used in the DS21Q43A with only slight modifications. Several new features have been added to the framers in the DS21Q43A over the DS2143.

| ADDED FEATURE                                    | SECTION  |  |  |  |
|--|----------|--|--|--|
| Non-multiplexed parallel control port operation  | 2 and 13 |  |  |  |
| Transmit side elastic store                      | 10       |  |  |  |
| Expanded access to Sa and Si bits                | 6        |  |  |  |
| Control signals RFSYNC, RMSYNC, and TFSYNC       | 1        |  |  |  |
| FAS word error counting                          | 5        |  |  |  |
| Code violation counting                          | 5        |  |  |  |
| Automatic AIS generation upon loss of frame sync | 3        |  |  |  |
| Automatic remote alarm generation                | 3        |  |  |  |
| Per-channel signaling insertion                  |          |  |  |  |
| Per-channel loopback from RSER to TSER           |          |  |  |  |
| Option to update error counters every 62.5 ms    | 5        |  |  |  |
| CRC4 resync criteria met status bit              |          |  |  |  |
| Elastic store reset                              | 10       |  |  |  |
| Hardware 3-state control                         |          |  |  |  |

### DS21Q43A BLOCK DIAGRAM Figure 1-1




### **READER'S NOTE**

This data sheet assumes a particular nomenclature of the E1 operating environment. There are 32 8-bit timeslots in an E1 system which are numbered 0 to 31. Timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. Timeslot 0 is identical to channel 1, timeslot 1 is identical to channel 2, and so on. Each timeslot (or channel) is made up of 8 bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations will be used:

| FAS | Frame Alignment                 | CRC4  | Cyclical Redundancy Check |
|-----|---------------------------------|-------|---------------------------|
| CAS | Channel Associated<br>Signaling | CCS   | Common Channel Signaling  |
| MF  | Multiframe                      | Sa    | Additional bits           |
| Si  | International bits              | E-bit | CRC4 Error bits           |

# **PIN-OUT CONFIGURATION** Figure 1-2



| TRAN | TRANSMIT PIN LIST Table 1-1 |      |                                      |  |  |
|------|-----------------------------|------|--------------------------------------|--|--|
| PIN  | SYMBOL                      | ТҮРЕ | DESCRIPTION                          |  |  |
| 19   | TCLK0                       | Ι    | Transmit Clock for Framer 0          |  |  |
| 53   | TCLK1                       | Ι    | Transmit Clock for Framer 1          |  |  |
| 87   | TCLK2                       | Ι    | Transmit Clock for Framer 2          |  |  |
| 113  | TCLK3                       | Ι    | Transmit Clock for Framer 3          |  |  |
| 126  | TSER0                       | Ι    | Transmit Serial Data for Framer 0    |  |  |
| 32   | TSER1                       | Ι    | Transmit Serial Data for Framer 1    |  |  |
| 66   | TSER2                       | Ι    | Transmit Serial Data for Framer 2    |  |  |
| 92   | TSER3                       | Ι    | Transmit Serial Data for Framer 3    |  |  |
| 128  | TCHCLK0                     | 0    | Transmit Channel Clock from Framer 0 |  |  |
| 34   | TCHCLK1                     | 0    | Transmit Channel Clock from Framer 1 |  |  |
| 68   | TCHCLK2                     | 0    | Transmit Channel Clock from Framer 2 |  |  |
| 94   | TCHCLK3                     | 0    | Transmit Channel Clock from Framer 3 |  |  |
| 1    | TCHBLK0                     | 0    | Transmit Channel Block from Framer 0 |  |  |
| 35   | TCHBLK1                     | 0    | Transmit Channel Block from Framer 1 |  |  |
| 69   | TCHBLK2                     | 0    | Transmit Channel Block from Framer 2 |  |  |
| 95   | TCHBLK3                     | 0    | Transmit Channel Block from Framer 3 |  |  |
| 20   | TLCLK0                      | 0    | Transmit Link Clock from Framer 0    |  |  |
| 54   | TLCLK1                      | 0    | Transmit Link Clock from Framer 1    |  |  |
| 88   | TLCLK2                      | 0    | Transmit Link Clock from Framer 2    |  |  |
| 114  | TLCLK3                      | 0    | Transmit Link Clock from Framer 3    |  |  |
| 22   | TLINK0                      | Ι    | Transmit Link Data for Framer 0      |  |  |
| 56   | TLINK1                      | Ι    | Transmit Link Data for Framer 1      |  |  |
| 90   | TLINK2                      | Ι    | Transmit Link Data for Framer 2      |  |  |
| 116  | TLINK3                      | Ι    | Transmit Link Data for Framer 3      |  |  |
| 2    | TPOS0                       | 0    | Transmit Bipolar Data from Framer 0  |  |  |
| 36   | TPOS1                       | 0    | Transmit Bipolar Data from Framer 1  |  |  |
| 70   | TPOS2                       | 0    | Transmit Bipolar Data from Framer 2  |  |  |
| 96   | TPOS3                       | 0    | Transmit Bipolar Data from Framer 3  |  |  |
| 3    | TNEG0                       | 0    | Transmit Bipolar Data from Framer 0  |  |  |
| 37   | TNEG1                       | 0    | Transmit Bipolar Data from Framer 1  |  |  |
| 71   | TNEG2                       | 0    | Transmit Bipolar Data from Framer 2  |  |  |
| 97   | TNEG3                       | 0    | Transmit Bipolar Data from Framer 3  |  |  |
| 21   | TSYNC0                      | I/O  | Transmit Sync for Framer 0           |  |  |
| 55   | TSYNC1                      | I/O  | Transmit Sync for Framer 1           |  |  |
| 89   | TSYNC2                      | I/O  | Transmit Sync for Framer 2           |  |  |
| 115  | TSYNC3                      | I/O  | Transmit Sync for Framer 3           |  |  |

| 127 | TFSYNC0   | Ι   | Transmit Sync for Elastic Store in Framer 0         |
|-----|---|---|---|
| 33  | TFSYNC1   | Ι   | Transmit Sync for Elastic Store in Framer 1         |
| 67  | TFSYNC2   | Ι   | Transmit Sync for Elastic Store in Framer 2         |
| 93  | TFSYNC3   | Ι   | Transmit Sync for Elastic Store in Framer 3         |
| 125 | TSYSCLK0  | SYSCLK0         I         Transmit System Clock for Elastic Store in Framer 0 |   |
| 31  | 31 TSYSCLK1 I Transmit System Clock for Elastic Store in Framer 1 |   |   |
| 65  | TSYSCLK2  | Ι   | Transmit System Clock for Elastic Store in Framer 2 |
| 91  | TSYSCLK3  | Ι   | Transmit System Clock for Elastic Store in Framer 3 |

### **RECEIVE PIN LIST** Table 1-2

| PIN | SYMBOL  | TYPE | DESCRIPTION                         |
|-----|---------|------|-------------------------------------|
| 6   | RCLK0   | Ι    | Receive Clock for Framer 0          |
| 40  | RCLK1   | Ι    | Receive Clock for Framer 1          |
| 74  | RCLK2   | Ι    | Receive Clock for Framer 2          |
| 100 | RCLK3   | Ι    | Receive Clock for Framer 3          |
| 13  | RSER0   | 0    | Receive Serial Data from Framer 0   |
| 49  | RSER1   | 0    | Receive Serial Data from Framer 1   |
| 83  | RSER2   | 0    | Receive Serial Data from Framer 2   |
| 107 | RSER3   | 0    | Receive Serial Data from Framer 3   |
| 9   | RCHCLK0 | 0    | Receive Channel Clock from Framer 0 |
| 43  | RCHCLK1 | 0    | Receive Channel Clock from Framer 1 |
| 77  | RCHCLK2 | 0    | Receive Channel Clock from Framer 2 |
| 103 | RCHCLK3 | 0    | Receive Channel Clock from Framer 3 |
| 10  | RCHBLK0 | 0    | Receive Channel Block from Framer 0 |
| 44  | RCHBLK1 | 0    | Receive Channel Block from Framer 1 |
| 80  | RCHBLK2 | 0    | Receive Channel Block from Framer 2 |
| 104 | RCHBLK3 | 0    | Receive Channel Block from Framer 3 |
| 5   | RLCLK0  | 0    | Receive Link Clock from Framer 0    |
| 39  | RLCLK1  | 0    | Receive Link Clock from Framer 1    |
| 73  | RLCLK2  | 0    | Receive Link Clock from Framer 2    |
| 99  | RLCLK3  | 0    | Receive Link Clock from Framer 3    |
| 4   | RLINK0  | 0    | Receive Link Data from Framer 0     |
| 38  | RLINK1  | 0    | Receive Link Data from Framer 1     |
| 72  | RLINK2  | 0    | Receive Link Data from Framer 2     |
| 98  | RLINK3  | 0    | Receive Link Data from Framer 3     |
| 8   | RPOS0   | Ι    | Receive Bipolar Data for Framer 0   |
| 42  | RPOS1   | Ι    | Receive Bipolar Data for Framer 1   |
| 76  | RPOS2   | Ι    | Receive Bipolar Data for Framer 2   |

|     |            |     | D\$21Q43A   |  |
|-----|------------|-----|---|--|
| 102 | RPOS3      | Ι   | Receive Bipolar Data for Framer 3                         |  |
| 7   | RNEG0      | Ι   | Receive Bipolar Data for Framer 0                         |  |
| 41  | RNEG1      | Ι   | Receive Bipolar Data for Framer 1                         |  |
| 75  | RNEG2      | Ι   | Receive Bipolar Data for Framer 2                         |  |
| 101 | RNEG3      | Ι   | Receive Bipolar Data for Framer 3                         |  |
| 12  | RSYNC0     | I/O | Receive Sync for Framer 0                                 |  |
| 48  | RSYNC1     | I/O | Receive Sync for Framer 1                                 |  |
| 82  | RSYNC2     | I/O | Receive Sync for Framer 2                                 |  |
| 106 | RSYNC3     | I/O | Receive Sync for Framer 3                                 |  |
| 17  | RFSYNC0    | 0   | Receive Frame Sync from Framer 0                          |  |
| 51  | RFSYNC1    | 0   | Receive Frame Sync from Framer 1                          |  |
| 85  | RFSYNC2    | 0   | Receive Frame Sync from Framer 2                          |  |
| 109 | RFSYNC3    | 0   | Receive Frame Sync from Framer 3                          |  |
| 16  | RMSYNC0    | 0   | Receive Multiframe Sync from Framer 0                     |  |
| 50  | RMSYNC1    | 0   | Receive Multiframe Sync from Framer 1                     |  |
| 84  | RMSYNC2    | 0   | Receive Multiframe Sync from Framer 2                     |  |
| 108 | RMSYNC3    | 0   | Receive Multiframe Sync from Framer 3                     |  |
| 11  | RSYSCLK0   | Ι   | Receive System Clock for Elastic Store in Framer 0        |  |
| 45  | RSYSCLK1   | Ι   | Receive System Clock for Elastic Store in Framer 1        |  |
| 81  | RSYSCLK2   | Ι   | Receive System Clock for Elastic Store in Framer 2        |  |
| 105 | RSYSCLK3   | Ι   | Receive System Clock for Elastic Store in Framer 3        |  |
| 18  | RLOS/LOTC0 | 0   | Receive Loss of Sync/Loss of Transmit Clock from Framer 0 |  |
| 52  | RLOS/LOTC1 | 0   | Receive Loss of Sync/Loss of Transmit Clock from Framer 1 |  |
| 86  | RLOS/LOTC2 | 0   | Receive Loss of Sync/Loss of Transmit Clock from Framer 2 |  |
| 112 | RLOS/LOTC3 | 0   | Receive Loss of Sync/Loss of Transmit Clock from Framer 3 |  |
|     |            |     |   |  |

| CON | CONTROL PORT/TEST/SUPPLY PIN LIST Table 1-3                |      |  |  |
|-----|--|------|--|--|
| PIN | SYMBOL   | ТҮРЕ | DESCRIPTION  |  |
| 57  | TEST   | Ι    | 3-State Control for all Output and I/O Pins.                     |  |
| 60  | CS   | Ι    | Chip Select.   |  |
| 58  | FS0  | Ι    | Framer Select 0 for Parallel Control Port.                       |  |
| 59  | FS1  | Ι    | Framer Select 1 for Parallel Control Port.                       |  |
| 61  | BTS  | Ι    | Bus Type Select for Parallel Control Port.                       |  |
| 63  | $\overline{\mathrm{WR}}(\mathrm{R}/\overline{\mathrm{W}})$ | Ι    | Write Input (Read/Write).  |  |
| 62  | $\overline{\text{RD}}(\text{DS})$                          | Ι    | Read Input (Data Strobe).  |  |
| 23  | A0   | Ι    | Address Bus Bit 0; LSB.  |  |
| 24  | A1   | Ι    | Address Bus Bit 1.   |  |
| 25  | A2   | Ι    | Address Bus Bit 2.   |  |
| 26  | A3   | Ι    | Address Bus Bit 3.   |  |
| 27  | A4   | Ι    | Address Bus Bit 4.   |  |
| 28  | A5   | Ι    | Address Bus Bit 5.   |  |
| 29  | A6 or ALE (AS)   | Ι    | Address Bus Bit 6; MSB or Address Latch Enable (Address Strobe). |  |
| 30  | INT  | 0    | Receive Alarm Interrupt for all Four Framers.                    |  |
| 64  | MUX  | Ι    | Non-Multiplexed or Multiplexed Bus Select.                       |  |
| 117 | D0 or AD0  | I/O  | Data Bus Bit 0 or Address/Data Bus Bit 0; LSB.                   |  |
| 118 | D1 or AD1  | I/O  | Data Bus Bit 1 or Address/Data Bus Bit 1.                        |  |
| 119 | D2 or AD2  | I/O  | Data Bus Bit 2 or Address/Data Bus Bit 2.                        |  |
| 120 | D3 or AD3  | I/O  | Data Bus Bit 3 or Address/Data Bus Bit 3.                        |  |
| 121 | D4 or AD4  | I/O  | Data Bus Bit 4 or Address/Data Bus Bit 4.                        |  |
| 122 | D5 or AD5  | I/O  | Data Bus Bit 5 or Address/Data Bus Bit 5.                        |  |
| 123 | D6 or AD6  | I/O  | Data Bus Bit 6 or Address/Data Bus Bit 6.                        |  |
| 124 | D7 or AD7  | I/O  | Data Bus Bit 7 or Address/Data Bus Bit 7; MSB.                   |  |
| 15  | V <sub>DD</sub>  | -    | Positive Supply Voltage.   |  |
| 47  | V <sub>DD</sub>  | -    | Positive Supply Voltage.   |  |
| 79  | V <sub>DD</sub>  | -    | Positive Supply Voltage.   |  |
| 111 | V <sub>DD</sub>  | -    | Positive Supply Voltage.   |  |
| 14  | V <sub>SS</sub>  | -    | Signal Ground.   |  |
| 46  | V <sub>SS</sub>  | -    | Signal Ground.   |  |
| 78  | V <sub>SS</sub>  | -    | Signal Ground.   |  |
| 110 | V <sub>SS</sub>  | -    | Signal Ground.   |  |

### DS21Q43A PIN DESCRIPTION Table 1-4

**Transmit Clock [TCLK].** 2.048 MHz primary clock. Used to clock data through the transmit side formatter. Necessary for proper operation of the parallel control port.

**Transmit Serial Data [TSER].** Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.

**Transmit Channel Clock [TCHCLK].** 256 kHz clock which pulses high during the LSB of each channel. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for parallel to serial conversion of channel data. See Section 11 for timing details.

**Transmit Bipolar Data [TPOS and TNEG].** Updated on rising edge of TCLK. Can be programmed to output NRZ data on TPOS via the TCR1.7 control bit.

**Transmit Channel Block [TCHBLK].** A user programmable output that can be forced high or low during any of the 32 E1 channels. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used such as Fractional E1, 384 kpbs service (H0), 1920 kpbs (H12), or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications and for per-channel loopback. See Section 11 for timing details.

**Transmit System Clock [TSYSCLK].** 1.544 MHz or 2.048 MHz clock. Only used when the transmit side elastic store function is enabled. Should be tied low in applications that do not use the transmit side elastic store.

**Transmit Link Clock [TLCLK].** 4 kHz to 20 kHz demand clock for the TLINK input. Controlled by TCR2. See Section 11 for timing details.

**Transmit Link Data [TLINK].** If enabled via TCR2, this pin will be sampled on the falling edge of TCLK to insert data into the Sa bit positions. See Section 11 for timing details.

**Transmit Sync [TSYNC].** A pulse at this pin will establish either frame or multiframe boundaries for the DS21Q43A. Via TCR1.1, the DS21Q43A can be programmed to output either a frame or multiframe pulse at this pin. See Section 11 for timing details.

**Transmit Frame Sync [TFSYNC].** 8 kHz pulse. Only used when the transmit side elastic store is enabled. A pulse at this pin will establish frame boundaries for the DS21Q43A. Should be tied low in applications that do not use the transmit side elastic store. See Section 11 for timing details.

**Receive Link Data [RLINK].** Updated with full received E1 data stream on the rising edge of RCLK. See Section 11 for timing details.

**Receive Link Clock [RLCLK].** 4 kHz to 20 kHz demand clock for the RLINK output. Controlled by RCR2. See Section 11 for timing details. Necessary for proper operation of the parallel control port.

**Receive Clock [RCLK].** 2.048 MHz primary clock. Used to clock data through the receive side of the framer. Necessary for proper operation of the parallel control port.

**Receive Channel Clock [RCHCLK].** 256 kHz clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data. See Section 11 for timing details.

**Receive Channel Block [RCHBLK].** A user programmable output that can be forced high or low during any of the 32 E1 channels. Synchronous with RCLK when the transmit side elastic store is disabled. Synchronous with RSYSCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used such as Fractional E1, 384 kpbs service (H0), 1920 kpbs (H12), or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications and for per-channel loopback. See Section 11 for timing details.

**Receive Serial Data [RSER].** Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.

**Receive Sync [RSYNC].** An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (RCR1.6=0) or multiframe boundaries (RCR1.6=1). If the receive side elastic store is enabled via RCR2.1, then this pin can be enabled to be an input at which a frame boundary pulse is applied. See Section 11 for timing details.

**Receive Frame Sync [RFSYNC].** An extracted 8 kHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries. See Section 11 for timing details.

**Receive Multiframe Sync [RMSYNC].** Only used when the receive side elastic store is enabled. An extracted pulse, one RSYSCLK wide, is output at this pin which identifies either CAS or CRC4 multiframe boundaries. If the receive side elastic store is disabled, then this output should be ignored. See Section 11 for timing details.

**Receive Bipolar Data Inputs [RPOS and RNEG].** Sampled on falling edge of RCLK. Tie together to receive NRZ data and disable bipolar violation monitoring circuitry.

**Receive System Clock [RSYSCLK].** 1.544 MHz or 2.048 MHz clock. Only used when the elastic store function is enabled. Should be tied low in applications that do not use the elastic store. Allowing this pin to float can cause the device to 3-state its outputs.

**Receive Loss of Sync/Loss of Transmit Clock [RLOS/LOTC].** A dual function output. If CCR1.6=0, then this pin will toggle high when the synchronizer is searching for the E1 frame or multiframe. If TCR2.0=1, then this pin will toggle high the TCLK pin has not been toggled for 5 µs.

**Receive Alarm Interrupt** [INT]. Flags host controller during conditions defined in the Status Registers of the four framers. User can poll the Interrupt Status Register (ISR) to determine which status register in which framer is active (if any). Active low, open drain output.

**3-State Control [TEST].** Set high to 3-state all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board-level testing.

**Bus Operation** [MUX]. Set low to select non-multiplexed bus operation. Set high to select multiplexed bus operation.

**Data Bus [D0 to D7] or Address/Data Bus [AD0 to AD7].** In non-multiplexed bus operation (MUX=0), serves as the data bus. In multiplexed bus operation (MUX=1), serves as an 8-bit multiplexed address/data bus.

Address Bus [A0 to A5]. In non-multiplexed bus operation (MUX=0), serves as the address bus. In multiplexed bus operation (MUX=1), these pins are not used and should be tied low.

**Bus Type Select [BTS].** Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the  $\overline{RD}$  (DS), ALE(AS), and  $\overline{WR}$  (R/ $\overline{W}$ ) pins. If BTS=1, then these pins assume the function listed in parentheses ().

Read Input [ RD ] (Data Strobe [DS]).

Framer Selects [FS0 and FS1]. Selects which of the four framers to be accessed.

Chip Selects [ $\overline{CS}$ ]. Must be low to read or write to any of the four framers.

A6 or Address Latch Enable [ALE] (Address Strobe [AS]). In non-multiplexed bus operation (MUX=0), serves as the upper address bit. In multiplexed bus operation (MUX=1), serves to demultiplex the bus on a positive-going edge.

Write Input [ $\overline{WR}$ ] (Read/Write [R/ $\overline{W}$ ]).

**Positive Supply [V<sub>DD</sub>].** 5.0 volts  $\pm$  0.5 volts.

**Signal Ground** [V<sub>SS</sub>]. 0.0 volts.

### DS21Q43A FRAMER DECODE Table 1-5

| FS1 | FSO | FRAMER ACCESSED |
|-----|-----|-----------------|
| 0   | 0   | #0              |
| 0   | 1   | #1              |
| 1   | 0   | #2              |
| 1   | 1   | #3              |

| DOLIGIOA |     |                                  |
|----------|-----|----------------------------------|
| ADDRESS  | R/W | REGISTER NAME                    |
| 00       | R   | BPV or Code Violation Count 1.   |
| 01       | R   | BPV or Code Violation Count 2    |
| 02       | R   | CRC4 Count 1/FAS Error Count 1.  |
| 03       | R   | CRC4 Error Count 2.              |
| 04       | R   | E-Bit Count 1/FAS Error Count 2. |
| 05       | R   | E-Bit Count 2.                   |
| 06       | R   | Status 1.                        |
| 07       | R   | Status 2.                        |
| 08       | R/W | Receive Information.             |
| 09 to 0F | -   | Not Used.                        |
| (2)      | R   | Interrupt Status Register.       |
| 10       | R/W | Receive Control 1.               |
| 11       | R/W | Receive Control 2.               |
| 12       | R/W | Transmit Control 1.              |
| 13       | R/W | Transmit Control 2.              |
| 14       | R/W | Common Control 1.                |
| 15       | R/W | Test 1.                          |
| 16       | R/W | Interrupt Mask.                  |
| 17       | R/W | Interrupt Mask.                  |
| 18       | R/W | Test 3.                          |
| 19       | R/W | Test 2.                          |
| 1A       | R/W | Common Control 2.                |
| 1B       | R/W | Common Control 3.                |
| 1C       | R/W | Transmit Sa Control Register.    |
| 1D       | -   | Not Used.                        |
| 1E       | R   | Synchronizer Status.             |
| 1F       | R   | Receive Non-Align Frame.         |
| 20       | R/W | Transmit Align Frame.            |
| 21       | R/W | Transmit Non-Align Frame.        |
| 22       | R/W | Transmit Channel Blocking 1.     |
| 23       | R/W | Transmit Channel Blocking 2.     |
| 24       | R/W | Transmit Channel Blocking 3.     |
| 25       | R/W | Transmit Channel Blocking 4.     |
| 26       | R/W | Transmit Idle 1.                 |
| 27       | R/W | Transmit Idle 2.                 |
| 28       | R/W | Transmit Idle 3.                 |

|    |     | D521Q43P                    |  |  |
|----|-----|-----------------------------|--|--|
| 29 | R/W | Transmit Idle 4.            |  |  |
| 2A | R/W | Transmit Idle Definition.   |  |  |
| 2B | R/W | Receive Channel Blocking 1. |  |  |
| 2C | R/W | Receive Channel Blocking 2. |  |  |
| 2D | R/W | Receive Channel Blocking 3. |  |  |
| 2E | R/W | Receive Channel Blocking 4. |  |  |
| 2F | R/W | Receive Align Frame.        |  |  |
| 30 | R   | Receive Signaling 1.        |  |  |
| 31 | R   | Receive Signaling 2.        |  |  |
| 32 | R   | Receive Signaling 3.        |  |  |
| 33 | R   | Receive Signaling 4.        |  |  |
| 34 | R   | Receive Signaling 5.        |  |  |
| 35 | R   | Receive Signaling 6.        |  |  |
| 36 | R   | Receive Signaling 7.        |  |  |
| 37 | R   | Receive Signaling 8.        |  |  |
| 38 | R   | Receive Signaling 9.        |  |  |
| 39 | R   | Receive Signaling 10.       |  |  |
| 3A | R   | Receive Signaling 11.       |  |  |
| 3B | R   | Receive Signaling 12.       |  |  |
| 3C | R   | Receive Signaling 13.       |  |  |
| 3D | R   | Receive Signaling 14.       |  |  |
| 3E | R   | Receive Signaling 15.       |  |  |
| 3F | R   | Receive Signaling 16.       |  |  |
| 40 | R/W | Transmit Signaling 1.       |  |  |
| 41 | R/W | Transmit Signaling 2.       |  |  |
| 42 | R/W | Transmit Signaling 3.       |  |  |
| 43 | R/W | Transmit Signaling 4.       |  |  |
| 44 | R/W | Transmit Signaling 5.       |  |  |
| 45 | R/W | Transmit Signaling 6.       |  |  |
| 46 | R/W | Transmit Signaling 7.       |  |  |
| 47 | R/W | Transmit Signaling 8.       |  |  |
| 48 | R/W | Transmit Signaling 9.       |  |  |
| 49 | R/W | Transmit Signaling 10.      |  |  |
| 4A | R/W | Transmit Signaling 11.      |  |  |
| 4B | R/W | Transmit Signaling 12.      |  |  |
| 4C | R/W | Transmit Signaling 13.      |  |  |
| 4D | R/W | Transmit Signaling 14.      |  |  |
| 4E | R/W | Transmit Signaling 15.      |  |  |

|    |     | •                                 |  |
|----|-----|-----------------------------------|--|
| 4F | R/W | Transmit Signaling 16.            |  |
| 50 | R/W | Transmit Si Bits Align Frame.     |  |
| 51 | R/W | Transmit Si Bits Non-Align Frame. |  |
| 52 | R/W | Transmit Remote Alarm Bits.       |  |
| 53 | R/W | Transmit Sa4 Bits.                |  |
| 54 | R/W | Transmit Sa5 Bits.                |  |
| 55 | R/W | Transmit Sa6 Bits.                |  |
| 56 | R/W | Transmit Sa7 Bits.                |  |
| 57 | R/W | Transmit Sa8 Bits.                |  |
| 58 | R   | Receive Si Bits Align Frame.      |  |
| 59 | R   | Receive Si Bits Non-Align Frame.  |  |
| 5A | R   | Receive Remote Alarm Bits.        |  |
| 5B | R   | Receive Sa4 Bits.                 |  |
| 5C | R   | Receive Sa5 Bits.                 |  |
| 5D | R   | Receive Sa6 Bits.                 |  |
| 5E | R   | Receive Sa7 Bits.                 |  |
| 5F | R   | Receive Sa8 Bits.                 |  |

### NOTES:

- 1. The Test Registers 1, 2, and 3 are used only by the factory; these registers must be cleared (set to all 0s) on power-up initialization to insure proper operation.
- 2. Any register address between 60h and 7Fh or between E0h and FFh will allow the status of the interrupts to appear on the bus.
- 3. Register addresses 09h through 0Fh are reserved for future use.

### 2.0 PARALLEL PORT

The DS21Q43A is controlled via either a non-multiplexed (MUX=0) or multiplexed (MUX=1) bus by an external microcontroller or microprocessor. The DS21Q43A can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses (). See the timing diagrams in the AC Electrical Characteristics for more details.

# **3.0 CONTROL AND TEST REGISTERS**

The operation of the DS21Q43A is configured via a set of seven registers. Typically, the control registers are only accessed when the system is powered up. Once the DS21Q43A has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and three Common Control Registers (CCR1, CCR2 and CCR3). Each of the seven registers is described in this section.

The Test Registers at addresses 15, 18, and 19 hex are used by the factory in testing the DS21Q43A. On power-up, the Test Registers should be set to 00 hex in order for the DS21Q43A to operate properly.

# RCR1: RECEIVE CONTROL REGISTER 1 (Address=10 Hex)

| - (1) | (ISB) |
|-------|-------|

(LSB)

| (MSB) |                 |        |   |  |               |                                  | (LSB)  |  |
|-------|-----------------|--------|---|--|---------------|----------------------------------|--------|--|
| RSMF  | RSM             | RSIO   | -   | -  | FRC           | SYNCE                            | RESYNC |  |
| SYN   | SYMBOL POSITION |        | NAME AND DESCRIPTION  |  |               |                                  |        |  |
| R     | RSMF RCR1.7     |        |   | <b>RSYNC Multiframe Function.</b> Only used if the RSYNC pin is programmed in the multiframe mode (RCR1.6=1).<br>0=RSYNC outputs CAS multiframe boundaries.<br>1=RSYNC outputs CRC4 multiframe boundaries. |               |                                  |        |  |
| R     | SM              | RCR1.6 | RSYNC Mode Select.<br>0=frame mode (see the timing in Section 11).<br>1=multiframe mode (see the timing in Section 11).   |  |               |                                  |        |  |
| R     | SIO             | RCR1.5 | <b>RSYNC I/O Select.</b><br>0=RSYNC is an output (depends on RCR1.6).<br>1=RSYNC is an input (only valid if elastic store enabled).<br>(note: this bit must be set to 0 when RCR2.1=0). |  |               |                                  |        |  |
|       | -               | RCR1.4 | Not Assigne   | <b>d.</b> Should be  | set to 0 when | written.                         |        |  |
|       | -               | RCR1.3 | Not Assigne   | <b>d.</b> Should be  | set to 0 when | written.                         |        |  |
| F     | FRC             | RCR1.2 | •   | FAS received<br>FAS or bit   |               | nsecutive time<br>AS is received |        |  |
| SY    | <b>NCE</b>      | RCR1.1 | Sync Enable<br>0=auto resyn<br>1=auto resyn   | c enabled.   |               |                                  |        |  |
| RE    | SYNC            | RCR1.0 | •   |  |               | iigh, a resync<br>sequent resyn  |        |  |

# SYNC/RESYNC CRITERIA Table 3-1

| FRAME OR MULTI-<br>FRAME LEVEL | SYNC CRITERIA  | RESYNC CRITERIA   | ITU SPEC.               |
|--------------------------------|--|---|-------------------------|
| FAS                            | FAS present in frame N<br>and N+2, and FAS not<br>present in frame N + 1                           | Three consecutive<br>incorrect FAS received<br>Alternate (RCR1.2=1)<br>the above criteria is<br>met or three<br>consecutive incorrect<br>bit 2 of non-FAS<br>received | G.706<br>4.1.1<br>4.1.2 |
| CRC4                           | Two valid MF<br>alignment words found<br>within 8 ms   | 915 or more CRC4<br>code words out of 1000<br>received in error   | G.706<br>4.2 and 4.3.2  |
| CAS                            | Valid MF alignment<br>word found and<br>previous timeslot 16<br>contains code other<br>than all 0s | Two consecutive MF<br>alignment words<br>received in error  | G.732<br>5.2            |

# RCR2: RECEIVE CONTROL REGISTER 2 (Address=11 Hex)

| (MSB) |        |          |  | - ( - (  |               | )              | (LSB)      |
|-------|--------|----------|--|--|---------------|----------------|------------|
| Sa8S  | Sa7S   | Sa6S     | Sa5S   | Sa4S   | RBCS          | RESE           | -          |
| SYN   | MBOL I | POSITION | NAME ANI   | ) DESCRIPT   | TION          |                |            |
| S     | Sa8S   | RCR2.7   |  | <b>ct.</b> Set to 1 to to 1 to 1 to 1 to 1 to 1 to 1 | 1             | Sa8 bit at the | RLINK pin; |
| S     | Sa7S   | RCR2.6   |  | <b>ct.</b> Set to 1 to to 1 to 1 to 1 to 1 to 2 to 2 | -             | Sa7 bit at the | RLINK pin; |
| S     | Sa6S   | RCR2.5   |  | <b>ct.</b> Set to 1 to to 1 to 1 to 1 to 1 to 2 to 2 | -             | Sa6 bit at the | RLINK pin; |
| S     | Sa5S   | RCR2.4   |  | <b>ct.</b> Set to 1 to to 1 to 1 to 1 to 1 to 1 to 1 | -             | Sa5 bit at the | RLINK pin; |
| S     | Sa4S   | RCR2.3   |  | <b>ct.</b> Set to 1 to to 1 to 1 to 1 to 1 to 1 to 1 | -             | Sa4 bit at the | RLINK pin; |
| R     | BCS    | RCR2.2   | <b>Receive Side</b><br>0=if RSYSC<br>1=if RSYSC  | -  | ИНz           | •              |            |
| R     | ESE    | RCR2.1   | Receive Side<br>0=elastic stor<br>1=elastic stor | re is bypassed                                       |               |                |            |
|       | -      | RCR2.0   | Not Assigne                                      | <b>d.</b> Should be                                  | set to 0 when | written.       |            |

|   |        |                           |  |              |                |     | D\$21Q43A |  |
|---|--------|---------------------------|--|--------------|----------------|-----|-----------|--|
| TCR1: TR<br>(MSB)   | ANSMIT | CONTROI                   | L REGISTE  | ER 1 (Addr   | ess=12 He      | ex) | (LSB)     |  |
| ODF   | TFPT   | T16S                      | TUA1   | TSiS         | TSA1           | TSM | TSIO      |  |
| SYN   | ABOL P | OSITION                   | NAME AND DESCRIPTION   |              |                |     |           |  |
| ODF T   |        | TCR1.7                    | Output Data Format.<br>0=bipolar data at TPOS and TNEG<br>1=NRZ data at TPOS; TNEG=0   |              |                |     |           |  |
| TFPT TCR1.6   |        | 0=FAS bits/<br>TAF and TN | AF registers   | ote Alarm so | urced internal |     |           |  |
| T16S TCR1.5   |        |                           | <b>Transmit Timeslot 16 Data Select.</b><br>0=sample timeslot 16 at TSER pin<br>1=source timeslot 16 from TS0 to TS15 registers                                      |              |                |     |           |  |
| T   | UA1    | TCR1.4                    | .4 <b>Transmit Unframed All 1s.</b><br>0=transmit data normally<br>1=transmit an unframed all 1s code at TPOS and TNEG   |              |                |     |           |  |
|   |        |                           | <b>Transmit International Bit Select.</b><br>0=sample Si bits at TSER pin<br>1=source Si bits from TAF and TNAF registers (in this mode,<br>TCR1.6 must be set to 0) |              |                |     |           |  |
| TSA1 TCR1.2 <b>Transmit Signaling All 1s.</b><br>0=normal operation<br>1=force timeslot 16 in every fra |        |                           |  | ll 1s        |                |     |           |  |
| TSM TCR1.1  |        | TCR1.1                    | <b>TSYNC Mode Select</b> .<br>0=frame mode (see the timing in Section 11)<br>1=CAS and CRC4 multiframe mode (see the timing in Section 11)                           |              |                |     |           |  |
| Т   | SIO    | TCR1.0                    | <b>TSYNC I/O</b><br>0=TSYNC is<br>1=TSYNC is   | an input     |                |     |           |  |

### NOTE:

1. See Figure 11-9 for more details about how the Transmit Control Registers affect the operation of the DS21Q43A.

# TCR2: TRANSMIT CONTROL REGISTER 2 (Address=13 Hex)

(MSB)

| MSB) |             |          |   |      |     |              | (LSB)     |  |  |
|------|-------------|----------|---|------|-----|--------------|-----------|--|--|
| Sa8S | Sa7S        | Sa6S     | Sa5S  | Sa4S | ODM | AEBE         | PF        |  |  |
| SY   | MBOL        | POSITION | NAME AND DESCRIPTION  |      |     |              |           |  |  |
| S    | Sa8S TCR2.7 |          | <b>Sa8 Bit Select.</b> Set to 1 to source the Sa8 bit from the TLINK pin; set to 0 to not source the Sa8 bit.   |      |     |              |           |  |  |
| S    | Sa7S        | TCR2.6   | <b>Sa7 Bit Select.</b> Set to 1 to source the Sa7 bit from pin; set to 0 to not source the Sa7 bit.   |      |     |              | the TLINK |  |  |
| S    | Sa6S        | TCR2.5   | <b>Sa6 Bit Select.</b> Set to 1 to source the Sa6 bit from the 7 pin; set to 0 to not source the Sa6 bit.   |      |     |              | the TLINK |  |  |
| S    | Sa5S        | TCR2.4   | <b>Sa5 Bit Select</b> . Set to 1 to source the Sa5 bit from th pin; set to 0 to not source the Sa5 bit.   |      |     |              | the TLINK |  |  |
| S    | Sa4S        | TCR2.3   |   |      |     | Sa4 bit from | the TLINK |  |  |
| C    | DM          | TCR2.2   | <ul> <li>pin; set to 0 to not source the Sa4 bit.</li> <li>Output Data Mode.</li> <li>0=pulses at TPOS and TNEG are one full TCLK period wid</li> <li>1=pulses at TPOS and TNEG are 1/2 TCLK period wide</li> </ul> |      |     |              |           |  |  |
| А    | EBE         | TCR2.1   | Automatic E-Bit Enable.<br>0=E-bits not automatically set in the transmit direction<br>1=E-bits automatically set in the transmit direction.  |      |     |              |           |  |  |
|      | PF          | TCR2.0   | Function of RLOS/LOTC Pin.<br>0=Receive Loss of Sync (RLOS)<br>1=Loss of Transmit Clock (LOTC)  |      |     |              |           |  |  |

|              | CCR1: COMMON CONTROL REGISTER 1 (Address=14 Hex)<br>(MSB) (LSB) |         |  |            |         |                 |       |  |
|--------------|---|---------|--|------------|---------|-----------------|-------|--|
| FLB          | THDB3   | TG802   | TCRC4  | RSM        | RHDB3   | RG802           | RCRC4 |  |
| SYN          | 1BOL P  | OSITION | NAME AND   | ) DESCRIPT | TION    |                 |       |  |
| F            | LB  | CCR1.7  | Framer Loo<br>0=loopback o<br>1=loopback e   | lisabled   |         |                 |       |  |
| TH           | DB3   | CCR1.6  | <b>Transmit HI</b><br>0=HDB3 disa<br>1=HDB3 ena  | abled      |         |                 |       |  |
| TG802 CCR1.5 |   | CCR1.5  | <b>Transmit G.802 Enable.</b> See Section 11 for details.<br>0=do not force TCHBLK high during bit 1 of timeslot 26<br>1=force TCHBLK high during bit 1 of timeslot 26 |            |         |                 |       |  |
| TC           | RC4   | CCR1.4  | Transmit CRC4 Enable.<br>0=CRC4 disabled<br>1=CRC4 enabled   |            |         |                 |       |  |
| R            | SM  | CCR1.3  | Receive Sign<br>0=CAS signa<br>1=CCS signa   | ling mode  | Select. |                 |       |  |
| RH           | IDB3  | CCR1.2  | 2 <b>Receive HDB3 Enable.</b><br>0=HDB3 disabled<br>1=HDB3 enabled   |            |         |                 |       |  |
| RC           | 5802  | CCR1.1  |  | e RCHBLK   |         | it 1 of timeslo | ot 26 |  |
| RC           | CRC4  | CCR1.0  | <b>Receive CRO</b><br>0=CRC4 disa<br>1=CRC4 ena  | abled      |         |                 |       |  |

### FRAMER LOOPBACK

When CCR1.7 is set to a 1, the DS21Q43A will enter a Framer LoopBack (FLB) mode. This loopback is useful in testing and debugging applications. In FLB, the DS21Q43A will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

- 1. data will be transmitted as normal at TPOS and TNEG
- 2. data at RPOS and RNEG will be ignored
- 3. the receive side signals become synchronous with TCLK instead of RCLK.

### CCR2: COMMON CONTROL REGISTER 2 (Address=1A Hex)

| (MSB)                    |       |        |   | ,                   |                                 | ,        | (LSB) |  |
|--------------------------|-------|--------|---|---------------------|---------------------------------|----------|-------|--|
| ECUS                     | VCRFS | AAIS   | ARA   | RSERC               | LOTCMC                          | -        | -     |  |
| SYMBOLPOSITIONECUSCCR2.7 |       |        | NAME AND DESCRIPTION<br>Error Counter Update Select.<br>0=update error counters once a second<br>1=update error counters every 62.5 ms (500 frames)   |                     |                                 |          |       |  |
| VC                       | CRFS  | CCR2.6 | VCR Function Select.<br>0=count BiPolar Violations (BPVs)<br>1=count Code Violations (CVs)  |                     |                                 |          |       |  |
| AAIS CCR2                |       | CCR2.5 | 5 Automatic AIS Generation.<br>0=disabled<br>1=enabled  |                     |                                 |          |       |  |
| А                        | RA    | CCR2.4 | Automatic Remote Alarm Generation.<br>0=disabled<br>1=enabled   |                     |                                 |          |       |  |
| RS                       | ERC   | CCR2.3 |   | ER to output        | data as receiv<br>loss of frame |          |       |  |
| LOT                      | ГСМС  | CCR2.2 | <b>Loss of Transmit Clock Mux Control.</b> Determines whether the transmit side formatter should switch to the ever-present RCLI if the TCLK should fail to transition (see Figure 1-1).<br>0=do not switch to RCLK if TCLK stops<br>1=switch to RCLK if TCLK stops |                     |                                 |          |       |  |
|                          | -     | CCR2.1 | Not Assigne   | <b>d.</b> Should be | set to 0 when                   | written. |       |  |
|                          | -     | CCR2.0 | Not Assigne   | <b>d.</b> Should be | set to 0 when                   | written. |       |  |

#### **AUTOMATIC ALARM GENERATION**

When either CCR2.4 or CCR2.5 is set to 1, the DS21Q43A monitors the receive side to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all 1s) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the DS21Q43A will either force an AIS alarm (if CCR2.5=1) or a Remote Alarm (CCR2.4=1) to be transmitted via the TPOS and TNEG pins. It is an illegal state to have both CCR2.4 and CCR2.5 set to 1 at the same time.

#### CCR3: COMMON CONTROL REGISTER 3 (Address=1B Hex)

|    | _    |    |
|----|------|----|
| (M | [S]  | R) |
|    | 1171 | DI |

| (MSB) |              |          |  | <b>,</b>  | -              | ,   | (LSB)   |  |  |
|-------|--------------|----------|--|---|----------------|---|---------|--|--|
| TESE  | TCBI         | FS TIRFS | ESR  | LIRST   | -              | TBCS  | -       |  |  |
| SY    | YMBOL        | POSITION | NAME AND DESCRIPTION   |   |                |   |         |  |  |
|       | TESE CCR3.7  |          | 0=elastic sto  | <b>Transmit Side Elastic Store Enable.</b><br>0=elastic store is bypassed.<br>1=elastic store is enabled.   |                |   |         |  |  |
| 7     | TCBFS CCR3.6 |          | <b>Select.</b><br>0=TCBRs de   | efine the oper  | ation of the T | sters (TCBR<br>CHBLK output<br>are to be insert | ut pin. |  |  |
|       | TIRFS CCR3.5 |          | <b>Transmit Idle Registers (TIR) Function Select.</b><br>0=TIRs define in which channels to insert idle code.<br>1=TIRs define in which channels to insert data from RSER. |   |                |   |         |  |  |
|       | ESR CCR3.4   |          | the elastic s<br>RSYSCLK<br>Must be set  | <b>Elastic Stores Reset.</b> Setting this bit from a 1 to a 0 will for<br>the elastic stores to a known depth. Should be toggled aft<br>RSYSCLK and TSYSCLK have been applied and are stabl<br>Must be set and cleared again for a subsequent reset. Do n<br>leave this bit set high. |                |   |         |  |  |
|       | -            | CCR3.3   | Not Assigne  | ed. Should be   | set to 0 when  | written.  |         |  |  |
|       | -            | CCR3.2   | Not Assigne  | d. Should be  | set to 0 when  | written.  |         |  |  |
|       | TBCS CCR3.1  |          | <b>Transmit Side Backplane Clock Select.</b><br>0=if TSYSCLK is 1.544 MHz<br>1=if TSYSCLK is 2.048 MHz   |   |                |   |         |  |  |

CCR3.0 Not Assigned. Should be set to 0 when written.

### **POWER-UP SEQUENCE**

On power-up, after the supplies are stable, the DS21Q43A should be configured for operation by writing to all of the internal registers (this includes the Test Registers) since the contents of the internal registers cannot be predicted on power-up. Finally, after the RSYSCLK and TSYSCLK inputs are stable, the ESR bit should be toggled from a 0 to a 1 and then back to 0 (this step can be skipped if the elastic store is not being used).

# 4.0 STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real time status of the DS21Q43A, Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer Status Register (SSR). When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a 1. All of the bits in these registers operate in a latched fashion (except for the SSR).

This means that if an event occurs and a bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again or if the alarm is still present.

The user will always precede a read of the SR1, SR2, and RIR registers with a write. The byte written to the register will inform the DS21Q43A which bits the user wishes to read and have cleared. The user will write a byte to one of these three registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information. When a 1 is written to a bit location, the read register will be updated with current value and it will be cleared. When a 0 is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q43A with higher-order software languages.

The SSR register operates differently than the other three. It is a read only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the  $\overline{INT}$  pin. All four of the framers share the  $\overline{INT}$  output. Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2) respectively. The user can determine which framer has active interrupts by polling the Interrupt Status Register (ISR).

| (MSB) |       |          |  |              |             |                         | (LSB)      |  |  |
|-------|-------|----------|--|--------------|-------------|-------------------------|------------|--|--|
| F3SR2 | F3SR  | .1 F2SR2 | F2SR1  | F1SR2        | F1SR1       | F0SR2                   | F0SR1      |  |  |
| S     | YMBOL | POSITION | NAME AND DESCRIPTION   |              |             |                         |            |  |  |
|       | F3SR2 | ISR.7    | Status of Interrupt for SR2 in Framer 3. 1=interrupt active. |              |             |                         |            |  |  |
|       | F3SR1 | ISR.6    | Status of Interrupt for SR1 in Framer 3. 1=interrupt active. |              |             |                         |            |  |  |
|       | F2SR2 | ISR.5    | Status of Interrupt for SR2 in Framer 2. 1=interrupt active. |              |             |                         |            |  |  |
|       | F2SR1 | ISR.4    | Status of Int  | errupt for S | R1 in Frame | <b>r 2.</b> 1=interru   | pt active. |  |  |
|       | F1SR2 | ISR.3    | Status of Int  | errupt for S | R2 in Frame | e <b>r 1.</b> 1=interru | pt active. |  |  |
|       | F1SR1 | ISR.2    | Status of Interrupt for SR1 in Framer 1. 1=interrupt active. |              |             |                         |            |  |  |
|       | F0SR2 | ISR.1    | Status of Int  | errupt for S | R2 in Frame | e <b>r 0.</b> 1=interru | pt active. |  |  |
|       | F0SR1 | ISR.0    | Status of Interrupt for SR1 in Framer 0. 1=interrupt active. |              |             |                         |            |  |  |

### **ISR: INTERRUPT STATUS REGISTER** (see Table 1-6, Note 2)

# **RIR: RECEIVE INFORMATION REGISTER** (Address=08 Hex)

| (MSB)      |        |         |  |           |       |              | (LSB)         |  |
|------------|--------|---------|--|-----------|-------|--------------|---------------|--|
| TESF       | TESE   | LORC    | RESF   | RESE      | CRCRC | FASRC        | CASRC         |  |
| SYN        | 1BOL P | OSITION | NAME ANI   | ) DESCRIP | ΓΙΟΝ  |              |               |  |
| T          | ESF    | RIR.7   | <b>Transmit Si</b> buffer fills an   |           |       | et when the  | elastic store |  |
| TESE RIR.6 |        |         | Transmit Si<br>buffer emptio   |           |       | Set when the | elastic store |  |
| LC         | ORC    | RIR.5   | <b>Loss of Receive Clock.</b> Set when the RCLK pin has transitioned for at least 2 $\mu$ s (3 $\mu$ s ± 1 $\mu$ s). |           |       |              |               |  |
| R          | ESF    | RIR.4   | <b>Receive Side Elastic Store</b> Full. Set when the elastic buffer fills and a frame is deleted.                    |           |       |              | elastic store |  |
| RI         | ESE    | RIR.3   | Receive Side   |           |       | Set when the | elastic store |  |
| CR         | CRC    | RIR.2   | <b>CRC Resync Criteria Met.</b> Set when 915/1000 code words a received in error.                                    |           |       |              |               |  |
| FA         | SRC    | RIR.1   | <b>FAS Resync Criteria Met.</b> Set when 3 consecutive FAS we are received in error.                                 |           |       |              |               |  |
| CA         | SRC    | RIR.0   | CAS Resync Criteria Met. Set when 2 consecutive CAS  |           |       |              |               |  |

alignment words are received in error.

SSR: SYNCHRONIZER STATUS REGISTER (Address=1E Hex)

| (MSB)        |        |         |   |             |       |       | (LSB)  |  |
|--------------|--------|---------|---|-------------|-------|-------|--------|--|
| CSC5         | CSC4   | CSC3    | CSC2  | CSC0        | FASSA | CASSA | CRC4SA |  |
| SYN          | ABOL P | OSITION | NAME ANI  | DESCRIPT    | ΓΙΟΝ  |       |        |  |
| C            | SC5    | SSR.7   | CRC4 Sync Counter Bit 5. MSB of the 6-bit counter.  |             |       |       |        |  |
| С            | SC4    | SSR.6   | CRC4 Sync   | Counter Bit | 4.    |       |        |  |
| С            | SC3    | SSR.5   | CRC4 Sync   | Counter Bit | 3.    |       |        |  |
| С            | SC2    | SSR.4   | CRC4 Sync Counter Bit 2.  |             |       |       |        |  |
| C            | SC0    | SSR.3   | <b>CRC4 Sync Counter Bit 0.</b> LSB of the 6-bit counter. The net to LSB is not accessible.         |             |       |       |        |  |
| FA           | ASSA   | SSR.2   | <b>FAS Sync Active.</b> Set while the synchronizer is searching for alignment at the FAS level.     |             |       |       |        |  |
| CA           | ASSA   | SSR.1   | <b>CAS MF Sync Active.</b> Set while the synchronizer is searching for the CAS MF alignment word.   |             |       |       |        |  |
| CRC4SA SSR.0 |        |         | <b>CRC4 MF Sync Active.</b> Set while the synchronizer is searching for the CRC4 MF alignment word. |             |       |       |        |  |

### **CRC4 SYNC COUNTER**

The CRC4 Sync Counter increments each time the 8 ms CRC4 multiframe search times out. The counter is cleared when the DS21Q43A has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (CCR1.0=0). This counter is useful for determining the amount of time the DS21Q43A has been searching for synchronization at the CRC4 level. Annex B of ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400 ms, then the search should be abandoned and proper action taken. The CRC4 Sync Counter will rollover.

# SR1: STATUS REGISTER 1 (Address=06 Hex)

| (MSB) |      |          | Ϋ́,  | ,   |              |                | (LSB)        |
|-------|------|----------|--|---|--------------|----------------|--------------|
| RSA1  | RDMA | A RSA0   | RSLIP  | RUA1  | RRA          | RCL            | RLOS         |
| SYN   | MBOL | POSITION | NAME AND DESCRIPTION   |   |              |                |              |
| R     | SA1  | SR1.7    | 16 contains  | naling All O<br>less than three<br>disabled in th | e Os over 16 | consecutive    |              |
| RI    | OMA  | SR1.6    | frame 0 ha   | stant MF Ala<br>s been set for<br>disabled in th  | or two conse | ecutive multit |              |
| R     | SA0  | SR1.5    | <b>Receive Signaling All 0s.</b> Set when over a full MF, timeslot 16 contains all 0s.                             |   |              |                |              |
| R     | SLIP | SR1.4    | <b>Receive Side Elastic Store Slip.</b> Set when the elastic store has either repeated or deleted a frame of data. |   |              |                |              |
| R     | UA1  | SR1.3    | <b>Receive Unframed All Ones.</b> Set when an unframed all ones code is received at RPOS and RNEG.                 |   |              |                |              |
| F     | RRA  | SR1.2    | <b>Receive Remote Alarm.</b> Set when a remote alarm is received at RPOS and RNEG.                                 |   |              |                |              |
| F     | RCL  | SR1.1    | <b>Receive Carrier Loss.</b> Set when 255 consecutive 0s have been detected at RPOS and RNEG.                      |   |              |                | )s have been |
| R     | LOS  | SR1.0    | <b>Receive Loss of Sync.</b> Set when the device is not synchronize to the receive E1 stream.                      |   |              |                | synchronized |

# ALARM CRITERIA Table 4-1

| ALARM              | SET CRITERIA                    | CLEAR CRITERIA                           | ITU<br>SPEC. |
|--------------------|---------------------------------|--|--------------|
|                    |                                 |  |              |
| RSA1               | over 16 consecutive frames      | over 16 consecutive frames (one full     | G.732        |
| (receive signaling | (one full MF) timeslot 16       | MF) timeslot 16 contains three or        | 4.2          |
| all ones)          | contains less than three 0s     | more 0s                                  |              |
| RSA0               | over 16 consecutive frames      | over 16 consecutive frames (one full     | G.732        |
| (receive signaling | (one full MF) timeslot 16       | MF) timeslot 16 contains at least a      | 5.2          |
| all 0s)            | contains all 0s                 | single one                               |              |
| RDMA               | bit 6 in timeslot 16 of frame 0 | bit 6 in timeslot 16 of frame 0 set to 0 | 0.162        |
| (receive distant   | set to 1 for two consecutive    | for two consecutive MFs                  | 2.1.5        |
| multiframe alarm)  | MFs                             |  |              |
| RUA1               | less than three 0s in two       | more than two 0s in two frames (512      | 0.162        |
| (receive unframed  | frames (512 bits)               | bits)                                    | 1.6.1.2      |
| all ones)          |                                 |  |              |
| RRA                | bit 3 of non-align frame set to | bit 3 of non-align frame set to 0 for    | O.162        |
| (receive remote    | 1 for three consecutive         | three consecutive occasions              | 2.1.4        |
| alarm)             | occasions                       |  |              |
| RCL                | 255 consecutive 0s received     | in 255-bit times, at least 32 1s are     | G.775        |
| (receive carrier   |                                 | received                                 |              |
| loss)              |                                 |  |              |