



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# DS26504 T1/E1/J1/64KCC BITS Element

[www.maxim-ic.com](http://www.maxim-ic.com)

## GENERAL DESCRIPTION

The DS26504 is a building-integrated timing-supply (BITS) clock-recovery element. It also functions as a basic T1/E1 transceiver. The receiver portion can recover a clock from T1, E1, 64kHz composite clock (64KCC), and 6312kHz synchronization timing interfaces. In T1 and E1 modes, the Synchronization Status Message (SSM) can also be recovered. The transmit portion can directly interface to T1, E1, or 64KCC synchronization interfaces as well as source the SSM in T1 and E1 modes. The DS26504 can translate between any of the supported inbound synchronization clock rates to any supported outbound rate. The DS26504 can also accept an 8kHz as well as a 19.44MHz reference clock. A separate output is provided to source a 6312kHz clock. The device is controlled through a parallel, serial, or hardware controller port.

## APPLICATIONS

BITS Timing  
Rate Conversion

## FEATURES

- Accepts 8kHz and 19.44MHz References in Addition to T1, E1, and 64kHz Composite Clock
- GR378 Composite Clock Compliant
- G.703 2048kHz Synchronization Interface Compliant
- G.703 64kHz Option A & B Centralized Clock Synchronization Interface Compliant
- G.703 64kHz Japanese Composite Clock Synchronization Interface Compliant
- G.703 6312kHz Japanese Synchronization Interface Compliant
- Interfaces to Standard T1/J1 (1.544MHz) and E1 (2.048MHz)
- Interface to CMI-Coded T1/J1 and E1
- T1/E1 Transmit Payload Clock Output
- Short- and Long-Haul Line Interface

- Transmit and Receive T1 BOC SSM Messages with Receive Message Change of State and Validation Indication
- Transmit and Receive E1 Sa(n) Bit SSM Messages with Receive Message Change of State Indication
- Crystal-Less Jitter Attenuator with Bypass Mode for T1 and E1 Operation
- Fully Independent Transmit and Receive Functionality
- Internal Software-Selectable Receive and Transmit Side Termination for 75Ω/100Ω/110Ω/120Ω/133Ω
- Monitor Mode for Bridging Applications
- Accepts 16.384MHz, 12.8MHz, 8.192MHz, 4.096MHz, 2.048MHz, or 1.544MHz Master Clock
- 64kHz, 8kHz, and 400Hz Outputs in Composite Clock Mode
- 8-Bit Parallel Control Port, Multiplexed or Nonmultiplexed, Intel or Motorola
- Serial (SPI) Control Port and Hardware Control Mode
- Provides LOS, AIS, and LOF Indications through Hardware Output Pins
- Fast Transmitter Output Disable through Device Pin for Protection Switching
- IEEE 1149.1 JTAG Boundary Scan
- 3.3V Supply with 5V Tolerant Inputs and Outputs
- Pin and Software Compatible with the DS26502 and DS26503

## ORDERING INFORMATION

| PART      | TEMP RANGE     | PIN-PACKAGE |
|-----------|----------------|-------------|
| DS26504L  | 0°C to +70°C   | 64 LQFP     |
| DS26504LN | -40°C to +85°C | 64 LQFP     |

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: [www.maxim-ic.com/errata](http://www.maxim-ic.com/errata).

## TABLE OF CONTENTS

|           |   |           |
|-----------|---|-----------|
| <b>1.</b> | <b>FEATURES</b> .....                                 | <b>7</b>  |
| 1.1       | GENERAL .....   | 7         |
| 1.2       | LINE INTERFACE .....                                  | 7         |
| 1.3       | JITTER ATTENUATOR (T1/E1 MODES ONLY).....             | 7         |
| 1.4       | FRAMER/FORMATTER .....                                | 8         |
| 1.5       | TEST AND DIAGNOSTICS .....                            | 8         |
| 1.6       | CONTROL PORT.....                                     | 8         |
| <b>2.</b> | <b>SPECIFICATIONS COMPLIANCE</b> .....                | <b>9</b>  |
| <b>3.</b> | <b>BLOCK DIAGRAMS</b> .....                           | <b>11</b> |
| <b>4.</b> | <b>PIN FUNCTION DESCRIPTION</b> .....                 | <b>14</b> |
| 4.1       | TRANSMIT PLL .....                                    | 14        |
| 4.2       | TRANSMIT SIDE .....                                   | 14        |
| 4.3       | RECEIVE SIDE .....                                    | 15        |
| 4.4       | CONTROLLER INTERFACE.....                             | 16        |
| 4.5       | JTAG.....   | 20        |
| 4.6       | LINE INTERFACE .....                                  | 21        |
| 4.7       | POWER .....   | 21        |
| <b>5.</b> | <b>PINOUT</b> .....                                   | <b>22</b> |
| <b>6.</b> | <b>HARDWARE CONTROLLER INTERFACE</b> .....            | <b>25</b> |
| 6.1       | TRANSMIT CLOCK SOURCE .....                           | 25        |
| 6.2       | INTERNAL TERMINATION.....                             | 25        |
| 6.3       | LINE BUILD-OUT .....                                  | 26        |
| 6.4       | RECEIVER OPERATING MODES.....                         | 27        |
| 6.5       | TRANSMITTER OPERATING MODES.....                      | 27        |
| 6.6       | MCLK PRE-SCALER .....                                 | 28        |
| 6.7       | PAYLOAD CLOCK OUTPUT.....                             | 28        |
| 6.8       | OTHER HARDWARE CONTROLLER MODE FEATURES .....         | 29        |
| <b>7.</b> | <b>PROCESSOR INTERFACE</b> .....                      | <b>30</b> |
| 7.1       | PARALLEL PORT FUNCTIONAL DESCRIPTION.....             | 30        |
| 7.2       | SPI SERIAL PORT INTERFACE FUNCTIONAL DESCRIPTION..... | 30        |
| 7.2.1     | <i>Clock Phase and Polarity</i> .....                 | 30        |
| 7.2.2     | <i>Bit Order</i> .....                                | 30        |
| 7.2.3     | <i>Control Byte</i> .....                             | 30        |
| 7.2.4     | <i>Burst Mode</i> .....                               | 30        |
| 7.2.5     | <i>Register Writes</i> .....                          | 31        |
| 7.2.6     | <i>Register Reads</i> .....                           | 31        |
| 7.3       | REGISTER MAP.....                                     | 32        |
| 7.3.1     | <i>Power-Up Sequence</i> .....                        | 34        |
| 7.3.2     | <i>Test Reset Register</i> .....                      | 34        |
| 7.3.3     | <i>Mode Configuration Register</i> .....              | 35        |
| 7.4       | INTERRUPT HANDLING .....                              | 37        |
| 7.5       | STATUS REGISTERS.....                                 | 37        |
| 7.6       | INFORMATION REGISTERS.....                            | 38        |
| 7.7       | INTERRUPT INFORMATION REGISTERS .....                 | 39        |

|            |   |            |
|------------|---|------------|
| <b>8.</b>  | <b>T1 FRAMER/FORMATTER CONTROL REGISTERS .....</b>                      | <b>40</b>  |
| 8.1        | T1 CONTROL REGISTERS.....   | 40         |
| <b>9.</b>  | <b>E1 FRAMER/FORMATTER CONTROL REGISTERS .....</b>                      | <b>46</b>  |
| 9.1        | E1 CONTROL REGISTERS .....  | 46         |
| 9.2        | E1 INFORMATION REGISTERS.....   | 49         |
| <b>10.</b> | <b>I/O PIN CONFIGURATION OPTIONS .....</b>                              | <b>53</b>  |
| <b>11.</b> | <b>T1 SYNCHRONIZATION STATUS MESSAGE .....</b>                          | <b>56</b>  |
| 11.1       | T1 BIT-ORIENTED CODE (BOC) CONTROLLER .....                             | 56         |
| 11.2       | TRANSMIT BOC .....  | 56         |
| 11.3       | RECEIVE BOC .....   | 57         |
| <b>12.</b> | <b>E1 SYNCHRONIZATION STATUS MESSAGE .....</b>                          | <b>65</b>  |
| 12.1       | SA/SI BIT ACCESS BASED ON CRC4 MULTIFRAME .....                         | 65         |
| 12.1.1     | <i>Sa Bit Change of State</i> .....                                     | 66         |
| 12.2       | ALTERNATE SA/SI BIT ACCESS BASED ON DOUBLE-FRAME.....                   | 77         |
| <b>13.</b> | <b>LINE INTERFACE UNIT (LIU) .....</b>                                  | <b>80</b>  |
| 13.1       | LIU OPERATION.....  | 81         |
| 13.2       | LIU RECEIVER.....   | 81         |
| 13.2.1     | <i>Receive Level Indicator</i> .....                                    | 81         |
| 13.2.2     | <i>Receive G.703 Section 13 Synchronization Signal</i> .....            | 82         |
| 13.2.3     | <i>Monitor Mode</i> .....   | 82         |
| 13.3       | LIU TRANSMITTER .....   | 82         |
| 13.3.1     | <i>Transmit Short-Circuit Detector/Limiter</i> .....                    | 83         |
| 13.3.2     | <i>Transmit Open-Circuit Detector</i> .....                             | 83         |
| 13.3.3     | <i>Transmit BPV Error Insertion</i> .....                               | 83         |
| 13.3.4     | <i>Transmit G.703 Section 13 Synchronization Signal (E1 Mode)</i> ..... | 83         |
| 13.4       | MCLK PRE-SCALER .....   | 83         |
| 13.5       | JITTER ATTENUATOR .....   | 83         |
| 13.6       | CMI (CODE MARK INVERSION) OPTION .....                                  | 84         |
| 13.7       | LIU CONTROL REGISTERS .....   | 85         |
| 13.8       | RECOMMENDED CIRCUITS.....   | 93         |
| 13.9       | COMPONENT SPECIFICATIONS.....   | 95         |
| <b>14.</b> | <b>LOOPBACK CONFIGURATION.....</b>                                      | <b>99</b>  |
| <b>15.</b> | <b>64KHZ SYNCHRONIZATION INTERFACE.....</b>                             | <b>100</b> |
| 15.1       | RECEIVE 64KHZ SYNCHRONIZATION INTERFACE OPERATION .....                 | 100        |
| 15.2       | TRANSMIT 64KHZ SYNCHRONIZATION INTERFACE OPERATION .....                | 101        |
|            | <i>G.703 Level A</i> .....  | 101        |
| <b>16.</b> | <b>6312KHZ SYNCHRONIZATION INTERFACE.....</b>                           | <b>102</b> |
| 16.1       | RECEIVE 6312KHZ SYNCHRONIZATION INTERFACE OPERATION .....               | 102        |
| 16.2       | TRANSMIT 6312KHZ SYNCHRONIZATION INTERFACE OPERATION .....              | 102        |
| <b>17.</b> | <b>JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT .....</b>       | <b>103</b> |
| 17.1       | INSTRUCTION REGISTER .....  | 107        |
| 17.2       | TEST REGISTERS.....   | 108        |
| 17.3       | BOUNDARY SCAN REGISTER .....  | 108        |
| 17.4       | BYPASS REGISTER .....   | 108        |

---

|            |  |            |
|------------|--|------------|
| 17.5       | IDENTIFICATION REGISTER .....                  | 108        |
| <b>18.</b> | <b>FUNCTIONAL TIMING DIAGRAMS .....</b>        | <b>111</b> |
| 18.1       | PROCESSOR INTERFACE .....                      | 111        |
| 18.1.1     | <i>Parallel Port Mode</i> .....                | 111        |
| 18.1.2     | <i>SPI Serial Port Mode</i> .....              | 111        |
| <b>19.</b> | <b>OPERATING PARAMETERS .....</b>              | <b>114</b> |
| <b>20.</b> | <b>AC TIMING PARAMETERS AND DIAGRAMS .....</b> | <b>116</b> |
| 20.1       | MULTIPLEXED BUS.....                           | 116        |
| 20.2       | NONMULTIPLEXED BUS .....                       | 119        |
| 20.3       | SERIAL BUS.....                                | 122        |
| 20.4       | RECEIVE SIDE AC CHARACTERISTICS .....          | 124        |
| 20.5       | TRANSMIT SIDE AC CHARACTERISTICS .....         | 126        |
| <b>21.</b> | <b>REVISION HISTORY .....</b>                  | <b>128</b> |
| <b>22.</b> | <b>PACKAGE INFORMATION .....</b>               | <b>129</b> |
| 22.1       | 64-PIN LQFP (56-G4019-001).....                | 129        |

## LIST OF FIGURES

|   |     |
|---|-----|
| Figure 3-1. Block Diagram .....   | 11  |
| Figure 3-2. Loopback Mux Diagram (T1/E1 Modes Only).....                  | 12  |
| Figure 3-3. Transmit PLL Clock Mux Diagram .....                          | 12  |
| Figure 3-4. Master Clock PLL Diagram .....                                | 13  |
| Figure 13-1. Basic Network Connection .....                               | 80  |
| Figure 13-2. Typical Monitor Application .....                            | 82  |
| Figure 13-3. CMI Coding .....   | 84  |
| Figure 13-4. Software-Selected Termination, Metallic Protection .....     | 93  |
| Figure 13-5. Software-Selected Termination, Longitudinal Protection ..... | 94  |
| Figure 13-6. E1 Transmit Pulse Template .....                             | 96  |
| Figure 13-7. T1 Transmit Pulse Template .....                             | 96  |
| Figure 13-8. Jitter Tolerance (T1 Mode).....                              | 97  |
| Figure 13-9. Jitter Tolerance (E1 Mode).....                              | 97  |
| Figure 13-10. Jitter Attenuation (T1 Mode).....                           | 98  |
| Figure 13-11. Jitter Attenuation (E1 Mode) .....                          | 98  |
| Figure 15-1. 64kHz Composite Clock Mode Signal Format .....               | 100 |
| Figure 17-1. JTAG Functional Block Diagram .....                          | 103 |
| Figure 17-2. TAP Controller State Diagram.....                            | 106 |
| Figure 18-1. SPI Serial Port Access, Read Mode, CPOL = 0, CPHA = 0 .....  | 111 |
| Figure 18-2. SPI Serial Port Access, Read Mode, CPOL = 1, CPHA = 0 .....  | 111 |
| Figure 18-3. SPI Serial Port Access, Read Mode, CPOL = 0, CPHA = 1 .....  | 111 |
| Figure 18-4. SPI Serial Port Access, Read Mode, CPOL = 1, CPHA = 1 .....  | 112 |
| Figure 18-5. SPI Serial Port Access, Write Mode, CPOL = 0, CPHA = 0 ..... | 112 |
| Figure 18-6. SPI Serial Port Access, Write Mode, CPOL = 1, CPHA = 0 ..... | 112 |
| Figure 18-7. SPI Serial Port Access, Write Mode, CPOL = 0, CPHA = 1 ..... | 113 |
| Figure 18-8. SPI Serial Port Access, Write Mode, CPOL = 1, CPHA = 1 ..... | 113 |
| Figure 20-1. Intel Bus Read Timing (BTS = 0 / BIS[1:0] = 00) .....        | 117 |
| Figure 20-2. Intel Bus Write Timing (BTS = 0 / BIS[1:0] = 00) .....       | 117 |
| Figure 20-3. Motorola Bus Timing (BTS = 1 / BIS[1:0] = 00).....           | 118 |
| Figure 20-4. Intel Bus Read Timing (BTS = 0 / BIS[1:0] = 01) .....        | 120 |
| Figure 20-5. Intel Bus Write Timing (BTS = 0 / BIS[1:0] = 01) .....       | 120 |
| Figure 20-6. Motorola Bus Read Timing (BTS = 1 / BIS[1:0] = 01) .....     | 121 |
| Figure 20-7. Motorola Bus Write Timing (BTS = 1 / BIS[1:0] = 01) .....    | 121 |
| Figure 20-8. SPI Interface Timing Diagram, CPHA = 0, BIS[1:0] = 10.....   | 123 |
| Figure 20-9. SPI Interface Timing Diagram, CPHA = 1, BIS[1:0] = 10.....   | 123 |
| Figure 20-10. Receive Timing—T1, E1, 64KCC Mode.....                      | 125 |
| Figure 20-11. Transmit Timing—T1, E1, 64KCC Mode.....                     | 127 |

## LIST OF TABLES

|   |     |
|---|-----|
| Table 2-1. T1-Related Telecommunications Specifications .....                             | 9   |
| Table 2-2. E1-Related Telecommunications Specifications .....                             | 10  |
| Table 5-1. LQFP Pinout .....  | 22  |
| Table 6-1. Transmit Clock Source .....  | 25  |
| Table 6-2. Internal Termination.....  | 25  |
| Table 6-3. E1 Line Build-Out .....  | 26  |
| Table 6-4. T1 Line Build-Out.....   | 26  |
| Table 6-5. Receive Path Operating Mode .....  | 27  |
| Table 6-6. Transmit Path Operating Mode .....   | 27  |
| Table 6-7. MCLK Pre-Scaler for T1 Mode .....  | 28  |
| Table 6-8. MCLK Pre-Scaler for E1 Mode.....   | 28  |
| Table 6-9. Other Operational Modes .....  | 29  |
| Table 7-1. Port Mode Select.....  | 30  |
| Table 7-2. Register Map Sorted By Address .....   | 32  |
| Table 8-1. T1 Alarm Criterion .....   | 45  |
| Table 9-1. E1 Sync/Resync Criterion.....  | 47  |
| Table 9-2. E1 Alarm Criterion .....   | 50  |
| Table 10-1. TS_8K_4 Pin Functions.....  | 54  |
| Table 10-2. RLOF_CCE Pin Functions .....  | 54  |
| Table 11-1. T1 SSM Messages .....   | 56  |
| Table 12-1. E1 SSM Messages .....   | 65  |
| Table 13-1. Component List (Software-Selected Termination, Metallic Protection).....      | 93  |
| Table 13-2. Component List (Software-Selected Termination, Longitudinal Protection) ..... | 94  |
| Table 13-3. Transformer Specifications.....   | 95  |
| Table 15-1. Specification of 64kHz Clock Signal at Input Port.....                        | 100 |
| Table 15-2. Specification of 64kHz Clock Signal at Output Port .....                      | 101 |
| Table 16-1. Specification of 6312kHz Clock Signal at Input Port .....                     | 102 |
| Table 16-2. Specification of 6312kHz Clock Signal.....                                    | 102 |
| Table 17-1. Instruction Codes for IEEE 1149.1 Architecture.....                           | 107 |
| Table 17-2. ID Code Structure.....  | 108 |
| Table 17-3. Device ID Codes.....  | 108 |
| Table 17-4. Boundary Scan Control Bits .....  | 109 |
| Table 19-1. Thermal Characteristics.....  | 114 |
| Table 19-2. Theta-JA ( $\theta_{JA}$ ) vs. Airflow.....                                   | 114 |
| Table 19-3. Recommended DC Operating Conditions .....                                     | 114 |
| Table 19-4. Capacitance.....  | 114 |
| Table 19-5. DC Characteristics.....   | 115 |
| Table 20-1. AC Characteristics, Multiplexed Parallel Port.....                            | 116 |
| Table 20-2. AC Characteristics, Nonmultiplexed Parallel Port .....                        | 119 |
| Table 20-3. AC Characteristics, Serial Bus .....  | 122 |
| Table 20-4. Receive Side AC Characteristics .....   | 124 |
| Table 20-5. Transmit Side AC Characteristics .....  | 126 |

## 1. FEATURES

### 1.1 General

- 64-pin, 10mm x 10mm LQFP package
- 3.3V supply with 5V tolerant inputs and outputs
- Evaluation kits
- IEEE 1149.1 JTAG Boundary Scan
- Driver source code available from the factory

### 1.2 Line Interface

- Requires a single master clock (MCLK) for E1, T1, or J1 operation. Master clock can be 2.048MHz, 4.096MHz, 8.192MHz, 12.8MHz (**available in CPU-interface mode only**), or 16.384MHz. Option to use 1.544MHz, 3.088MHz, 6.176MHz, or 12.552MHz for T1-only operation.
- Fully software configurable
- Short- and long-haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0dB to -43dB or 0dB to -12dB for E1 applications; 0dB to -36dB or 0dB to -15dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal receive termination option for 75Ω, 100Ω, 110Ω, 120Ω, and 133Ω lines
- Monitor application gain settings of 20dB, 26dB, and 32dB
- G.703 receive-synchronization signal mode
- Flexible transmit-waveform generation
- T1 DSX-1 line build-outs
- E1 waveforms include G.703 waveshapes for both 75Ω coax and 120Ω twisted cables
- AIS generation independent of loopbacks
- Alternating ones and zeros generation
- Square-wave output
- Open-drain output option
- Transmitter power-down
- Transmitter 50mA short-circuit limiter with exceeded indication of current limit
- Transmit open-circuit-detected indication

### 1.3 Jitter Attenuator (T1/E1 Modes Only)

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication



## 1.4 Framer/Formatter

- Fully independent transmit and receive functionality
- Full receive and transmit path transparency
- T1 framing formats include D4 and ESF
- Detailed alarm and status reporting with optional interrupt support
- RCL, RLOS, and RAIS alarms interrupt on change of state
- Japanese J1 support includes:
  - Ability to calculate and check CRC6 according to the Japanese standard
  - Ability to generate yellow alarm according to the Japanese standard

## 1.5 Test and Diagnostics

- Remote and local loopback

## 1.6 Control Port

- 8-bit parallel or serial control port
- Multiplexed or nonmultiplexed buses
- Intel or Motorola formats
- Supports polled or interrupt-driven environments
- Software access to device ID and silicon revision
- Software-reset supported
- Automatic clear on power-up
- Flexible register space resets
- Hardware reset pin

## 2. SPECIFICATIONS COMPLIANCE

The DS26504 meets all applicable sections of the latest telecommunications specifications including those listed in the following tables.

**Table 2-1. T1-Related Telecommunications Specifications**


|  |
|--|
| ANSI T1.102: Digital Hierarchy Electrical Interface  |
| ANSI T1.231: Digital Hierarchy–Layer 1 In-Service Performance Monitoring   |
| ANSI T1.403: Network and Customer Installation Interface–DS1 Electrical Interface                                      |
| TR62411  |
| (ANSI) “Digital Hierarchy–Electrical Interfaces”   |
| (ANSI) “Digital Hierarchy–Formats Specification”   |
| (ANSI) “Digital Hierarchy–Layer 1 In-Service Digital Transmission Performance Monitoring”                              |
| (ANSI) “Network and Customer Installation Interfaces – DS1 Electrical Interface”                                       |
| (AT&T) “Requirements for Interfacing Digital Terminal Equipment to Services Employing the Extended Super frame Format” |
| (AT&T) “High Capacity Digital Service Channel Interface Specification”   |
| (TTC) “Frame Structures on Primary and Secondary Hierarchical Digital Interfaces”                                      |
| (TTC) “ISDN Primary Rate User-Network Interface Layer 1 Specification”   |

**Table 2-2. E1-Related Telecommunications Specifications**


|  |
|--|
| ITU G.703 Physical/Electrical Characteristics of G.703 Hierarchical Digital Interfaces   |
| ITU G.736 Characteristics of Synchronous Digital Multiplex Equipment operating at 2048kbps   |
| ITU G.742 Second-Order Digital Multiplex Equipment Operating at 8448kbps   |
| ITU G.772  |
| ITU G.775  |
| ITU G.823 The control of jitter and wander within digital networks, which are based on 2.048kbps hierarchy   |
| ETSI 300 233   |
| (ITU) "Synchronous Frame Structures used at 1544, 6312k, 2048, 8488, and 44,736kbps Hierarchical Levels"   |
| (ITU) "Frame Alignment and Cyclic Redundancy Check (CRC) Procedures Relating to Basic Frame Structures Defined in Recommendation G.704"  |
| (ITU) "Characteristics of primary PCM Multiplex Equipment Operating at 2048kbps"   |
| (ITU) Characteristics of a synchronous digital multiplex equipment operating at 2048kbps"  |
| (ITU) "Loss Of Signal (LOS) and Alarm Indication Signal (AIS) Defect Detection and Clearance Criterion"  |
| (ITU) "The Control of Jitter and Wander Within Digital Networks Which are Based on the 2048kbps Hierarchy"   |
| (ITU) "Primary Rate User-Network Interface – Layer 1 Specification"  |
| (ITU) "Error Performance Measuring Equipment Operating at the Primary Rate and Above"  |
| (ITU) "In-service code violation monitors for digital systems"   |
| (ETSI) "Integrated Services Digital Network (ISDN); Primary rate User-Network Interface (UNI); Part 1/ Layer 1 specification"  |
| (ETSI) "Transmission and multiplexing; Physical/electrical characteristics of hierarchical digital interfaces for equipment using the 2048kbps-based plesiochronous or synchronous digital hierarchies"      |
| (ETSI) "Integrated Services Digital Network (ISDN); Access digital section for ISDN primary rate"  |
| (ETSI) "Integrated Services Digital Network (ISDN); Attachment requirements for terminal equipment to connect to an ISDN using ISDN primary rate access"   |
| (ETSI) "Business Telecommunications (BT); Open Network Provision (ONP) technical requirements; 2048kbps digital unstructured leased lines (D2048U) attachment requirements for terminal equipment interface" |
| (ETSI) "Business Telecommunications (BTC); 2048kbps digital structured leased lines (D2048S); Attachment requirements for terminal equipment interface"  |
| (ITU) "Synchronous Frame Structures used at 1544, 6312, 2048, 8488, and 44,736kbps Hierarchical Levels"  |
| (ITU) "Frame Alignment and Cyclic Redundancy Check (CRC) Procedures Relating to Basic Frame Structures Defined in Recommendation G.704"  |

### 3. BLOCK DIAGRAMS


Figure 3-1. Block Diagram




**Figure 3-2. Loopback Mux Diagram (T1/E1 Modes Only)**



**Figure 3-3. Transmit PLL Clock Mux Diagram**



**Figure 3-4. Master Clock PLL Diagram**



## 4. PIN FUNCTION DESCRIPTION

### 4.1 Transmit PLL

| NAME    | TYPE | FUNCTION   |
|---------|------|--|
| PLL_OUT | O    | <b>Transmit PLL Output.</b> This pin can be selected to output the 1544kHz, 2048kHz, 64kHz, or 6312kHz output from the internal TX PLL or the internal signal, TX CLOCK. See <a href="#">Figure 3-3</a> and <a href="#">Figure 3-4</a> .   |
| TCLK    | I    | <b>Transmit Clock Input.</b> A 64kHz, 1.544MHz, 2.048MHz, or 6312kHz primary clock. May be selected by the TX PLL mux to either directly drive the transmit section or be converted to one of the other rates prior to driving the transmit section. See <a href="#">Figure 3-3</a> and <a href="#">Figure 3-4</a> . |

### 4.2 Transmit Side

| NAME    | TYPE | FUNCTION   |
|---------|------|--|
| TSER    | I    | <b>Transmit Serial Data.</b> Source of transmit data sampled on the falling edge of TX CLOCK (an internal signal). See <a href="#">Figure 3-1</a> , <a href="#">Figure 3-3</a> , and the transmit timing diagram ( <a href="#">Figure 20-11</a> ).   |
| TS_8K_4 | I/O  | <b>TSYNC, 8kHz Sync, 400Hz Sync.</b> See <a href="#">Figure 3-1</a> and the transmit timing diagram ( <a href="#">Figure 20-11</a> ).<br><i>T1/E1 Mode:</i> In input mode, this pin is sampled on the falling edge of TX CLOCK (an internal signal) and a pulse at this pin will establish either frame or multiframe boundaries for the transmit side.<br>In output mode, this pin is updated on the rising edge of TX CLOCK (an internal signal) and can be programmed to output a frame or multiframe sync pulse useful for aligning data.<br><i>64KCC Mode:</i> In input mode, this pin is sampled on the falling edge of TX CLOCK (an internal signal) and will establish the boundary for the 8kHz portion of the Composite Clock or the 400Hz boundary based on the setting of IOCR1.3.<br>In output mode, this pin is updated on the rising edge of TX CLOCK (an internal signal) and will indicate the 8kHz or 400Hz composite clock alignment. |
| TCLKO   | O    | <b>Transmit Clock Output.</b> Buffered clock that is used to clock data through the transmit-side formatter (i.e., either TCLK or RCLK).<br><i>Payload Mode:</i> When payload mode is enabled, this pin outputs a gapped clock based on the signal selected for transmit clock. In T1 operation, the clock is gapped during the F-bit position. In E1 mode, the clock is gapped during time slots 0 and 16.  |
| TPOSO   | O    | <b>Transmit Positive-Data Output.</b> In T1 or E1 mode, updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. Can be programmed to source NRZ data via the output-data format (IOCR1.0) control bit. In 64KCC or 6312kHz mode this pin will be low.  |
| TNEGO   | O    | <b>Transmit Negative-Data Output.</b> In T1 or E1 mode, updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. In 64KCC or 6312kHz mode this pin is low.  |

### 4.3 Receive Side

| NAME     | TYPE | FUNCTION  |
|----------|------|---|
| RCLK     | O    | <p><b>Receive Clock.</b> Recovered 1.544MHz (T1), 2.048MHz (E1), 6312 kHz (G.703 Synchronization Interface), or 64kHz (Composite Clock) clock.</p> <p><i>Payload Mode:</i> When payload mode is enabled, this pin outputs a gapped clock based on the internal RCLK. In T1 operation, the clock is gapped during the F-bit position. In E1 mode, the clock is gapped during time slots 0 and 16.</p>  |
| RS_8K    | O    | <p><b>Receive Sync/8kHz Clock</b></p> <p><i>T1/E1 Mode:</i> An extracted pulse, one RCLK wide, is output at this pin that identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1) boundaries. If set to output frame boundaries, then through IOCR1.6, RS_8K can also be set to output double-wide pulses on signaling frames in T1 mode.</p> <p><i>64KCC Mode:</i> This pin outputs the extracted 8kHz portion of the composite clock signal.</p> <p><i>6312kHz Mode:</i> This pin is in a high-impedance state.</p>   |
| 400HZ    | O    | <p><b>400Hz Clock Output</b></p> <p><i>T1/E1 Mode:</i> This pin is in a high-impedance state.</p> <p><i>64KCC Mode:</i> This pin outputs the 400Hz clock if enabled.</p> <p><i>6312kHz Mode:</i> This pin is in a high-impedance state.</p>   |
| RSER     | O    | <p><b>Receive Serial Data</b></p> <p><i>T1/E1 Mode:</i> This is the received NRZ serial data updated on the rising edges of RCLK.</p> <p><i>64KCC Mode:</i> This pin is in a high-impedance state.</p> <p><i>6312kHz Mode:</i> This pin is in a high-impedance state.</p>   |
| RLOF_CCE | O    | <p><b>Receive Loss of Frame or Composite Clock Error.</b> This output can be configured to be a Loss-of-Transmit Clock indicator via IOCR.4 when operating in T1 or E1 mode.</p> <p><i>T1/E1 Mode:</i> Set when the receive synchronizer is searching for frame alignment (RLOF mode), or set when the signal at the TCLK pin has not transitioned for approximately 15 periods of the scaled MCLK (LOTC mode).</p> <p><i>64KCC Mode:</i> Active high when errors are detected in the 8kHz clock or 400Hz clock.</p> <p><i>6312kHz Mode:</i> This pin is in a high-impedance state.</p> |
| RLOS     | O    | <p><b>Receive Loss of Signal</b></p> <p><i>T1 Mode:</i> High when 192 consecutive zeros detected.</p> <p><i>E1 Mode:</i> High when 255 consecutive zeros detected.</p> <p><i>64KCC Mode:</i> High when consecutive zeros detected for a minimum of 120µs or the input signal falls below 0.3vp.</p> <p><i>6312kHz Mode:</i> High when consecutive zeros detected for a minimum of 60µs.</p>   |



| NAME | TYPE | FUNCTION   |
|------|------|--|
| RAIS | O    | <p><b>Receive Alarm Indication Signal</b></p> <p><i>T1 Mode:</i> Toggles high when the receive Blue Alarm is detected.</p> <p><i>E1 Mode:</i> Toggles high when the receive AIS is detected.</p> <p><i>64KCC Mode:</i> This pin is in a high-impedance state.</p> <p><i>6312kHz Mode:</i> This pin is in a high-impedance state.</p> |

#### 4.4 Controller Interface

| NAME                                | TYPE | FUNCTION  |
|-------------------------------------|------|---|
| $\overline{\text{INT}}$ /<br>JACKS0 | I/O  | <p><b>Active-Low Interrupt/Jitter Attenuator Clock Select 0</b></p> <p><i><math>\overline{\text{INT}}</math>:</i> Flags host controller during events, alarms, and conditions defined in the status registers. Active-low open-drain output.</p> <p><i>JACKS0:</i> Hardware Mode: Jitter Attenuator Clock Select 0. Set this pin high for T1 mode operation when either a 2.048MHz, 4.096MHz, 8.192MHz, or 16.382MHz signal is applied at MCLK.</p> |
| TMODE1                              | I    | <b>Transmit Mode Select 1.</b> In Hardware Mode (BIS[1:0] = 11), this bit is used to configure the transmit operating mode.   |
| TMODE2                              | I    | <b>Transmit Mode Select 2.</b> In Hardware Mode (BIS[1:0] = 11), this bit is used to configure the transmit operating mode.   |
| TSTRST                              | I    | <b>Three-State Control and Device Reset.</b> A dual-function pin. A zero-to-one transition issues a hardware reset to the DS26504 register set. Configuration register contents are set to the default state. Leaving TSTRST high three-states all output and I/O pins (including the parallel control port). Set low for normal operation. Useful for in-board level testing.  |
| BIS[1:0]                            | I    | <p><b>Bus Interface Mode Select 1, 0.</b> These bits select the processor interface mode of operation.</p> <p><i>BIS[1:0] :</i> 00 = Parallel Port Mode (Multiplexed)<br/> 01 = Parallel Port Mode (Nonmultiplexed)<br/> 10 = Serial Port Mode<br/> 11 = Hardware Mode</p>  |
| AD[7]/<br>RITD                      | I/O  | <p><b>Data Bus D[7] or Address/Data Bus AD[7]/Receive Internal Termination Disable</b></p> <p><i>A[7]:</i> In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[7].</p> <p><i>AD[7]:</i> In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[7].</p> <p><i>RITD:</i> In Hardware Mode (BIS[1:0] = 11), internal receive termination is disabled when RITD = 1.</p>               |

| NAME               | TYPE | FUNCTION   |
|--------------------|------|--|
| AD[6]/<br>TITD     | I/O  | <p><b>Data Bus D[6] or Address/Data Bus AD[6]/Transmit Internal Termination Disable</b></p> <p><i>A[6]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[6].</p> <p><i>AD[6]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[6].</p> <p><i>TITD</i>: In Hardware Mode (BIS[1:0] = 11), internal transmit termination is disabled when TITD = 1.</p>  |
| AD[5]/<br>RMODE1   | I/O  | <p><b>Data Bus D[5] or Address/Data Bus AD[5]/Receive Framing Mode Select Bit 1</b></p> <p><i>A[5]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[5].</p> <p><i>AD[5]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[5].</p> <p><i>RMODE1</i>: In Hardware Mode (BIS[1:0] = 11), it selects the receive side operating mode.</p>   |
| AD[4]/<br>RMODE0   | I/O  | <p><b>Data Bus D[4] or Address/Data Bus AD[4]/Receive Framing Mode Select Bit 0</b></p> <p><i>A[4]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[4].</p> <p><i>AD[4]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[4].</p> <p><i>RMODE0</i>: In Hardware Mode (BIS[1:0] = 11), it selects the receive side operating mode.</p>   |
| AD[3]/<br>TSM      | I/O  | <p><b>Data Bus D[3] or Address/Data Bus AD[3]/TS_8K_4 Mode Select</b></p> <p><i>A[3]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[3].</p> <p><i>AD[3]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[3].</p> <p><i>TSM</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the function of TS_8K_4. See the register descriptions for more detailed information.</p>   |
| AD[2]/<br>RSM/SCLK | I/O  | <p><b>Data Bus D[2] or Address/Data Bus AD[2]/RS_8K Mode Select/Serial Clock</b></p> <p><i>A[2]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[2].</p> <p><i>AD[2]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[2].</p> <p><i>RSM</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the function of RS_8K. See the register descriptions for more detailed information.</p> <p><i>SCLK</i>: In Serial Port Mode, this pin is the serial clock input.</p> |

| NAME                      | TYPE | FUNCTION   |
|---------------------------|------|--|
| AD[1]/<br>RMODE3/<br>MOSI | I/O  | <p><b>Data Bus D[1] or Address/Data Bus AD[1]/Receive Mode Select 3/Master Out-Slave In</b></p> <p><i>A[1]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[1].</p> <p><i>AD[1]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[1].</p> <p><i>RMODE3</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the receive side operating mode.</p> <p><i>MOSI</i>: Serial data input called Master Out-Slave In for clarity of data transfer direction.</p>                                      |
| AD[0]/<br>TCSS0/<br>MISO  | I/O  | <p><b>Data Bus D[0] or Address/Data Bus AD[0]/Transmit Clock Source Select 0/Master In-Slave Out</b></p> <p><i>A[0]</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), it serves as the data bus D[0].</p> <p><i>AD[0]</i>: In multiplexed bus operation (BIS[1:0] = 00), it serves as the multiplexed address/data bus AD[0].</p> <p><i>TCSS0</i>: Transmit Clock Source Select 0.</p> <p><i>MISO (output)</i>: In serial bus mode (BIS[1:0] = 10), this pin serves as the serial data output Master In-Slave Out.</p>   |
| TCSS1                     | I    | <b>Transmit Clock Source Select 1</b>  |
| A6/<br>MPS0               | I    | <p><b>Address Bus Bit A[6]/MCLK Prescale Select 0</b></p> <p><i>A6</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[6]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>MPS0</i>: In Hardware Mode (BIS[1:0] = 11), MCLK prescale select is used to set the prescale value for the PLL.</p>  |
| A5/CPOL/<br>TMODE0        | I    | <p><b>Address Bus Bit A[5]/Serial Port Clock Polarity Select/Transmit Mode Select 0</b></p> <p><i>A5</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[5]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>CPOL</i>: In Serial Port Mode (BIS[1:0] = 10), this pin selects the serial port clock polarity. See the functional timing diagrams for the Serial Port Interface.</p> <p><i>TMODE0</i>: In Hardware Mode (BIS[1:0] = 11), this pin is used to configure the transmit operating mode.</p> |

| NAME           | TYPE | FUNCTION  |
|----------------|------|---|
| A4/CPHA/<br>L2 | I    | <p><b>Address Bus Bit A[4]/Serial Port Clock Phase Select/Line Build-Out Select 2</b></p> <p><i>A4</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[4]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>CPHA</i>: In Serial Port Mode (BIS[1:0] = 10), this pin selects the serial port clock phase. See the functional timing diagrams for the Serial Port Interface.</p> <p><i>L2</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the line build-out value.</p>                 |
| A3/<br>L1      | I    | <p><b>Address Bus Bit A[3]/Line Build-Out Select 1</b></p> <p><i>A3</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[3]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>L1</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the line build-out value.</p>   |
| A2/<br>L0      | I    | <p><b>Address Bus Bit A[2]/Line Build-Out Select 0</b></p> <p><i>A2</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[2]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>L0</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the line build-out value.</p>   |
| A1/<br>TAIS    | I    | <p><b>Address Bus Bit A[1]/Transmit AIS</b></p> <p><i>A1</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[1]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>TAIS</i>: When set to 0 and in T1/E1 operating modes, the transmitter transmits an AIS pattern. Set to 1 for normal operation.</p> <p><i>TAIS (64KCC)</i>: When set = 0 and in any 64KCC mode, the device transmits an all-ones signal without BPVs. When set = 1, normal 64KCC transmission is enabled.</p>                |
| A0/<br>E1TS    | I    | <p><b>Address Bus Bit A[0]/E1 Termination Select</b></p> <p><i>A0</i>: In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[0]. In multiplexed bus operation (BIS[1:0] = 00), these pins are not used and should be tied low.</p> <p><i>E1TS</i>: In Hardware Mode (BIS[1:0] = 11), this pin selects the E1 internal termination value (0 = 75Ω, 1 = 120Ω).</p>  |
| BTS/<br>HBE    | I    | <p><b>Bus Type Select/Transmit and Receive B8ZS/HDB3 Enable</b></p> <p><i>BTS</i>: Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the <math>\overline{RD}</math> (<math>\overline{DS}</math>), ALE (AS), and <math>\overline{WR}</math> (<math>\overline{R/\overline{W}}</math>) pins. If BTS = 1, then these pins assume the function listed in parentheses ().</p> <p><i>HBE</i>: In Hardware Mode (BIS[1:0] = 11), this pin enables transmit and receive B8ZS/HDB3 when in T1/E1 operating modes.</p> |

| NAME  | TYPE | FUNCTION  |
|---|------|---|
| $\overline{RD}(\overline{DS})/$<br>RMODE2             | I    | <b>Active-Low Read Input-Data Strobe/Receive Mode Select Bit 2</b><br><i>RD (DS)</i> : DS is active high when BIS[1:0] = 01. See the bus timing diagrams.<br><i>RMODE2</i> : In Hardware Mode (BIS[1:0] = 11), this pin selects the receive side operating mode.  |
| $\overline{CS}/$<br>RLB                               | I    | <b>Active-Low Chip Select/Remote Loopback Enable</b><br><i>CS</i> : This active-low signal must be low to read or write to the device. This signal is used for both the parallel port and the serial port modes.<br><i>RLB</i> : In Hardware Mode (BIS[1:0] = 11), when high, remote loopback is enabled. This function is only valid when the transmit side and receive side are in the same operating mode.                             |
| ALE (AS)/<br>A7/MPS1                                  | I    | <b>Address Latch Enable (Address Strobe)/Address Bus Bit 7/MCLK Prescale Select 1</b><br><i>ALE (AS)</i> : In multiplexed bus operation (BIS[1:0] = 00), this pin serves to demultiplex the bus on a positive-going edge.<br><i>A7</i> : In nonmultiplexed bus operation (BIS[1:0] = 01), this pin serves as A[7].<br><i>MPS1</i> : In Hardware Mode (BIS[1:0] = 11), MCLK prescale select is used to set the prescale value for the PLL. |
| $\overline{WR}(\overline{R}/\overline{W})/$<br>TMODE3 | I    | <b>Active-Low Write Input (Read/Write)/Transmit Mode Select 3</b><br><i>WR</i> : In Processor Mode, this pin is the active-low write signal.<br><i>TMODE3</i> : In Hardware Mode, this pin selects the transmit-side operating mode.  |

## 4.5 JTAG

| NAME               | TYPE | FUNCTION   |
|--------------------|------|--|
| JTCLK              | I    | <b>JTAG Clock.</b> This clock input is typically a low frequency (less than 10MHz) 50% duty cycle clock signal.  |
| JTMS               | I    | <b>JTAG Mode Select (with pullup).</b> This input signal is used to control the JTAG controller state machine and is sampled on the rising edge of JTCLK.  |
| JTDI               | I    | <b>JTAG Data Input (with pullup).</b> This input signal is used to input data into the register that is enabled by the JTAG controller state machine and is sampled on the rising edge of JTCLK.   |
| JTDO               | O    | <b>JTAG Data Output.</b> This output signal is the output of an internal scan shift register enabled by the JTAG controller state machine and is updated on the falling edge of JTCLK. The pin is in the high-impedance mode when a register is not selected or when the $\overline{JTRST}$ signal is high. The pin goes into and exits the high-impedance mode after the falling edge of JTCLK. |
| $\overline{JTRST}$ | I    | <b>Active-Low JTAG Reset.</b> This input forces the JTAG controller logic into the reset state and forces the JTDO pin into high impedance when low. This pin should be low while power is applied and set high after the power is stable. The pin can be driven high or low for normal operation, but must be high for JTAG operation.  |

## 4.6 Line Interface

| NAME  | TYPE | FUNCTION  |
|-------|------|---|
| MCLK  | I    | <b>Master Clock Input.</b> A (50ppm) clock source. This clock is used internally for both clock/data recovery and the jitter attenuator for both T1 and E1 modes. A quartz crystal can be applied across MCLK and XTALD rather than the clock source. The clock rate can be 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz. When using the DS26504 in T1-only operation, a 1.544MHz (50ppm) clock source can be used. |
| RTIP  | I    | <b>Receive Tip.</b> Analog input for clock recovery circuitry. This pin connects via a 1:1 transformer to the network. See the <i>Line Interface Unit</i> section for details.  |
| RRING | I    | <b>Receive Ring.</b> Analog input for clock recovery circuitry. This pin connects via a 1:1 transformer to the network. See the <i>Line Interface Unit</i> section for details.   |
| TTIP  | O    | <b>Transmit Tip.</b> Analog line-driver output. This pin connects via a 1:2 step-up transformer to the network. See the <i>Line Interface Unit</i> section for details.   |
| TRING | O    | <b>Transmit Ring.</b> Analog line-driver output. This pin connects via a 1:2 step-up transformer to the network. See the <i>Line Interface Unit</i> section for details.  |
| THZE  | I    | <b>Transmit High-Impedance Enable.</b> When high, TTIP and TRING will be placed into a high-impedance state.  |

## 4.7 Power

| NAME | TYPE | FUNCTION   |
|------|------|--|
| DVDD | —    | <b>Digital Positive Supply.</b> 3.3V $\pm$ 5%. Should be tied to the RVDD and TVDD pins.         |
| RVDD | —    | <b>Receive Analog Positive Supply.</b> 3.3V $\pm$ 5%. Should be tied to the DVDD and TVDD pins.  |
| TVDD | —    | <b>Transmit Analog Positive Supply.</b> 3.3V $\pm$ 5%. Should be tied to the DVDD and RVDD pins. |
| DVSS | —    | <b>Digital Signal Ground.</b> 0.0V. Should be tied to the RVSS and TVSS pins.                    |
| RVSS | —    | <b>Receive Analog Signal Ground.</b> 0.0V. Should be tied to the DVSS and TVSS pins.             |
| TVSS | —    | <b>Transmit Analog Signal Ground.</b> 0.0V. Should be tied to the DVSS and RVSS pins.            |

## 5. PINOUT

**Table 5-1. LQFP Pinout**

| PIN          | TYPE | MODE          |             |          | FUNCTION   |
|--------------|------|---------------|-------------|----------|--|
|              |      | PARALLEL PORT | SERIAL PORT | HARDWARE |  |
| 1            | I/O  | AD2           | SCLK        | RSM      | Parallel Port Mode: Address/Data Bus Bit 2<br>Serial Port Mode: Serial Clock<br>Hardware Mode: RS 8K Mode Select   |
| 2            | I/O  | AD3           | —           | TSM      | Parallel Port Mode: Address/Data Bus Bit 3<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: TS 8K 4 Mode Select                     |
| 3            | I/O  | AD4           | —           | RMODE0   | Parallel Port Mode: Address/Data Bus Bit 4<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Receive Mode Select 0                   |
| 4            | I/O  | AD5           | —           | RMODE1   | Parallel Port Mode: Address/Data Bus Bit 5<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Receive Mode Select 1                   |
| 5            | I/O  | AD6           | —           | TITD     | Parallel Port Mode: Address/Data Bus Bit 6<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Transmit Internal Termination Disable   |
| 6            | I/O  | AD7           | —           | RITD     | Parallel Port Mode: Address/Data Bus Bit 7<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Receive Internal Termination Disable    |
| 7, 24,<br>58 | I    | DVDD          | DVDD        | DVDD     | Digital Positive Supply  |
| 8, 22,<br>56 | I    | DVSS          | DVSS        | DVSS     | Digital Signal Ground  |
| 9            | I    | A0            | —           | E1TS     | Parallel Port Mode: Address Bus Bit 0<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: E1 Internal Termination Select               |
| 10           | I    | A1            | —           | TAIS     | Parallel Port Mode: Address Bus Bit 1<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Transmit AIS                                 |
| 11           | I    | A2            | —           | L0       | Parallel Port Mode: Address Bus Bit 2<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Line Build-Out Select 0                      |
| 12           | I    | A3            | —           | L1       | Parallel Port Mode: Address Bus Bit 3<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Line Build-Out Select 1                      |
| 13           | I    | A4            | CPHA        | L2       | Parallel Port Mode: Address Bus Bit 4<br>Serial Port Mode: Serial Port Clock Phase Select<br>Hardware Mode: Line Build-Out Select 2  |
| 14           | I    | A5            | CPOL        | TMODE0   | Parallel Port Mode: Address Bus Bit 5<br>Serial Port Mode: Serial Port Clock Polarity Select<br>Hardware Mode: Transmit Mode Select 0                                      |
| 15           | I    | A6            | —           | MPS0     | Parallel Port Mode: Address Bus Bit 6<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: MCLK Prescaler Select 0                      |
| 16           | I    | ALE (AS)/A7   | —           | MPS1     | Parallel Port Mode: Address Latch Enable/Address Bus Bit 7<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: MCLK Prescaler Select 1 |
| 17           | I    | TCLK          | TCLK        | TCLK     | External Transmit Clock Input  |

| PIN           | TYPE | MODE          |             |          | FUNCTION  |
|---------------|------|---------------|-------------|----------|---|
|               |      | PARALLEL PORT | SERIAL PORT | HARDWARE |   |
| 18            | O    | TCLKO         | TCLKO       | TCLKO    | Transmit Clock Output   |
| 19            | O    | TNEGO         | TNEGO       | TNEGO    | Transmit Negative-Data Output   |
| 20            | O    | TPOSO         | TPOSO       | TPOSO    | Transmit Positive-Data Output   |
| 21            | I    | TSER          | TSER        | TSER     | Transmit Serial Data  |
| 23            | I/O  | TS_8K_4       | TS_8K_4     | TS_8K_4  | T1/E1 Mode: Transmit Frame/Multiframe Sync<br>64KCC Mode: Transmit 8kHz or 400Hz Sync   |
| 25            | O    | RCLK          | RCLK        | RCLK     | Receive Clock   |
| 26            | O    | RS_8K         | RS_8K       | RS_8K    | T1/E1 Mode: Receive Frame/Multiframe Boundary<br>64KCC Mode: Receive 8kHz Output  |
| 27            | O    | 400HZ         | 400HZ       | 400HZ    | 400Hz Output in Composite Clock Mode  |
| 28            | O    | RSER          | RSER        | RSER     | Receive Serial Data   |
| 29            | O    | RAIS          | RAIS        | RAIS     | Receive Alarm Indication Signal   |
| 30            | O    | RLOF_CCE      | RLOF_CCE    | RLOF_CCE | Receive Loss of Frame Composite Clock Error   |
| 31            | I    | —             | —           | TCSS1    | Parallel Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Transmit Clock Source Select 1 |
| 32            | O    | RLOS          | RLOS        | RLOS     | Receive Loss of Signal  |
| 33            | I    | JTMS          | JTMS        | JTMS     | IEEE 1149.1 Test Mode Select  |
| 34            | I    | JTCLK         | JTCLK       | JTCLK    | IEEE 1149.1 Test Clock Signal   |
| 35            | I    | JTRST         | JTRST       | JTRST    | IEEE 1149.1 Test Reset  |
| 36            | I    | JTDI          | JTDI        | JTDI     | IEEE 1149.1 Test Data Input   |
| 37            | O    | JTDO          | JTDO        | JTDO     | IEEE 1149.1 Test Data Output  |
| 38            | I    | RVDD          | RVDD        | RVDD     | Receive Analog Positive Supply  |
| 39            | I    | TSTRST        | TSTRST      | TSTRST   | Test/Reset  |
| 40,<br>43, 45 | I    | RVSS          | RVSS        | RVSS     | Receive Analog Signal Ground  |
| 41            | I    | RTIP          | RTIP        | RTIP     | Receive Analog Tip Input  |
| 42            | I    | RRING         | RRING       | RRING    | Receive Analog Ring Input   |
| 44            | I    | MCLK          | MCLK        | MCLK     | Master Clock Input  |
| 46            | I/O  | INT           | INT         | JACKS0   | Parallel Port Mode: Interrupt<br>Serial Port Mode: Interrupt<br>Hardware Mode: Jitter Attenuator Clock Select 0   |
| 47            | O    | PLL_OUT       | PLL_OUT     | PLL_OUT  | Transmit PLL (TX PLL) Clock Output  |
| 48            | I    | —             | —           | TMODE2   | Parallel Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Transmit Mode Select 2         |
| 49            | I    | —             | —           | TMODE1   | Parallel Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Transmit Mode Select 1         |
| 50            | I    | THZE          | THZE        | THZE     | Transmit High-Impedance Enable  |
| 51            | O    | TTIP          | TTIP        | TTIP     | Transmit Analog Tip Output  |
| 52            | I    | TVSS          | TVSS        | TVSS     | Transmit Analog Signal Ground   |
| 53            | I    | TVDD          | TVDD        | TVDD     | Transmit Analog Positive Supply   |
| 54            | O    | TRING         | TRING       | TRING    | Transmit Analog Ring Output   |
| 55            | I    | BTS           | —           | HBE      | Parallel Port Mode: Bus Type Select (Motorola/Intel)<br>Serial Port Mode: Unused, should be connected to V <sub>SS</sub> .<br>Hardware Mode: Receive and Transmit HDB3/B8ZS Enable          |
| 57            | I    | BIS0          | BIS0        | BIS0     | Bus Interface Select Mode 0   |



| PIN | TYPE | MODE                                 |                 |          | FUNCTION   |
|-----|------|--------------------------------------|-----------------|----------|--|
|     |      | PARALLEL PORT                        | SERIAL PORT     | HARDWARE |  |
| 59  | I    | BIS1                                 | BIS1            | BIS1     | Bus Interface Select Mode 1  |
| 60  | I    | $\overline{CS}$                      | $\overline{CS}$ | RLB      | Parallel Port Mode: Chip Select (Active Low)<br>Serial Port Mode: Chip Select (Active Low)<br>Hardware Mode: Remote Loopback Enable                              |
| 61  | I    | $\overline{RD}$ ( $\overline{DS}$ )  | —               | RMODE2   | Parallel Port Mode: Read Input (Data Strobe), Active Low<br>Serial Port Mode: Unused, should be connected to $V_{SS}$ .<br>Hardware Mode: Receive Mode Select 2  |
| 62  | I    | $\overline{WR}$ (R/ $\overline{W}$ ) | —               | TMODE3   | Parallel Port Mode: Write Input (Read/Write), Active Low<br>Serial Port Mode: Unused, should be connected to $V_{SS}$ .<br>Hardware Mode: Transmit Mode Select 3 |
| 63  | I/O  | AD0                                  | MISO            | TCSS0    | Parallel Port Mode: Address/Data Bus Bit 0<br>Serial Port Mode: Serial Data Out (Master In-Slave Out)<br>Hardware Mode: Transmit Clock Source Select 0           |
| 64  | I/O  | AD1                                  | MOSI            | RMODE3   | Parallel Port Mode: Address/Data Bus Bit 1<br>Serial Port Mode: Serial Data In (Master Out-Slave In)<br>Hardware Mode: Receive Mode Select 3                     |

## 6. HARDWARE CONTROLLER INTERFACE

In Hardware Controller mode, the parallel and serial port pins are reconfigured to provide direct access to certain functions in the port. Only a subset of the device's functionality is available in hardware mode. Each register description throughout the data sheet indicates the functions that may be controlled in hardware mode and several alarm indicators that are available in both hardware and processor mode. Also indicated are the fixed states of the functions not controllable in hardware mode.

### 6.1 Transmit Clock Source

Refer to [Figure 3-3](#). In Hardware Controller mode, the input to the TX PLL is always TCLK PIN. TX CLOCK is selected by the TCSS0 and TCSS1 pins, as shown in [Table 6-1](#). The PLL\_OUT pin is always the same signal as select for TX CLOCK. If the user wants to slave the transmitter to the recovered clock, then the RCLK pin must be tied to the TCLK pin externally.

**Table 6-1. Transmit Clock Source**

| TCSS1<br>PIN 31 | TCSS0<br>PIN 63 | TRANSMIT CLOCK SOURCE                                    |
|-----------------|-----------------|--|
| 0               | 0               | The TCLK pin is the source of transmit clock.            |
| 0               | 1               | The PLL_CLK is the source of transmit clock.             |
| 1               | 0               | The scaled signal present at MCLK as the transmit clock. |
| 1               | 1               | The signal present at RCLK is the transmit clock.        |

### 6.2 Internal Termination

In Hardware Controller mode, the internal termination is automatically set according to the receive or transmit mode selected. It can be disabled via the TITD and RITD pins. If internal termination is enabled in E1 mode, the E1TS pin is used to select 75Ω or 120Ω termination. The E1TS pin applies to both transmit and receive.

**Table 6-2. Internal Termination**

| PIN                   | FUNCTION   |
|-----------------------|--|
| <b>TITD<br/>PIN 5</b> | <b>Transmit Internal Termination Disable.</b> Disables the internal transmit termination. The internal transmit termination value is dependent on the state of the TMODEx pins.<br>0 = internal transmit termination enabled<br>1 = internal transmit termination disabled |
| <b>RITD<br/>PIN 6</b> | <b>Receive Internal Termination Disable.</b> Disables the internal receive termination. The internal receive termination value is dependent on the state of the RMODEx pins.<br>0 = internal receive termination enabled<br>1 = internal receive termination disabled      |
| <b>E1TS<br/>PIN 9</b> | <b>E1 Termination Select.</b> Selects 120Ω or 75Ω internal termination when one of the E1 modes is selected and internal termination is enabled. If E1 is selected for both transmit and receive, then both terminations will be the same.<br>0 = 75Ω<br>1 = 120Ω          |