

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









DS2784

1-Cell Stand-Alone Fuel Gauge IC with Li+ Protector and SHA-1 Authentication

GENERAL DESCRIPTION

The DS2784 operates from 2.5V to 4.6V for integration in battery packs using a single lithium-ion (Li+) or Li+ polymer cell. Available capacity is reported in mAh and as a percentage. Safe operation is ensured with the included Li+ protection function and SHA-1-based challenge-response authentication.

Precision measurements of voltage, temperature, and current, along with cell characteristics and application parameters are used to estimate capacity. The available capacity registers report a conservative estimate of the amount of charge that can be removed given the current temperature and discharge rate.

In addition to the nonvolatile (NV) storage for cell compensation and application parameters, 16 bytes of EEPROM memory is made available for the exclusive use of the host system and/or pack manufacturer. This facilitates battery lot and date tracking or NV storage of system or battery usage statistics.

A 1-Wire[®] interface provides serial communication at 16kbps or 143kbps to access data registers, control registers, and user memory. Additionally, 1-Wire communication enables challenge-response pack authentication using SHA-1 as the hash algorithm in a hash-based message authentication code (HMAC) authentication protocol.

APPLICATIONS

Smartphones/PDAs
Digital Still and Video Cameras
Cordless VoIP Phones
Portable GPS Navigation


Modes and commands are capitalized for clarity.

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

FEATURES

- Precision Voltage, Temperature, and Current Measurement System
- Available Capacity Estimated from Coulomb Count, Discharge Rate, Temperature, and Cell Characteristics
- Estimates Cell Aging Using Learn Cycles
- Uses Low-Cost Sense Resistor
- Allows for Calibration of Gain and Temperature Coefficient
- Li+ Safety Circuitry—Overvoltage, Undervoltage, Overcurrent, Short-Circuit Protection
- Programmable Safety Thresholds for Overvoltage and Overcurrent
- Authentication Using SHA-1 Algorithm and 64-Bit Secret
- 32-Byte Parameter EEPROM
- 16-Byte User EEPROM
- Maxim 1-Wire Interface with 64-Bit Unique ID
- Tiny, Pb-Free, 14-Pin TDFN Package Embeds Easily in Battery Packs Using Thin Prismatic Cells

PIN CONFIGURATION



ORDERING INFORMATION

PART	TEMP RANGE	TOP MARK	PIN PACKAGE
DS2784G+	-40°C to +85°C	D2784	14 TDFN-EP*
DS2784G+T&R	-40°C to +85°C	D2784	14 TDFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

T&R = Tape and reel.

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on PLS Pin Relative to $V_{\rm SS}$ Voltage Range on CP Pin Relative to $V_{\rm SS}$ Voltage Range on DC Pin Relative to $V_{\rm SS}$ Voltage Range on CC Pin Relative to $V_{\rm SS}$ Voltage Range on All Other Pins Relative to $V_{\rm SS}$ Voltage Range on All Other Pins Relative to $V_{\rm DD}$ Maximum Voltage Range on $V_{\rm IN}$ Pin Relative to $V_{\rm DD}$ Continuous Sink Current, PIO, DQ Continuous Sink Current, CC, DC Operating Temperature Range Storage Temperature Range

 $\begin{array}{c} -0.3 \text{V to } +18 \text{V} \\ -0.3 \text{V to } +12 \text{V} \\ -0.3 \text{V to } (\text{V}_{\text{CP}} + 0.3 \text{V}) \\ \text{V}_{\text{DD}} -0.3 \text{V to } \text{V}_{\text{CP}} +0.3 \text{V} \\ -0.3 \text{V to } +6.0 \text{V} \\ \text{V}_{\text{DD}} +0.3 \text{V} \\ 20 \text{mA} \\ 10 \text{mA} \\ -40^{\circ} \text{C to } +85^{\circ} \text{C} \\ -55^{\circ} \text{C to } +125^{\circ} \text{C} \\ +300^{\circ} \text{C} \\ +260^{\circ} \text{C} \end{array}$

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

ELECTRICAL CHARACTERISTICS

Lead Temperature (soldering, 10s)

Soldering Temperature (reflow)

 $(V_{DD} = 2.5V \text{ to } 4.6V, T_A = -20^{\circ}\text{C to } +70^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{DD}	(Note 1)	+2.5		+4.6	V
	I_{DD0}	Sleep mode		1	4	
	I _{DD1}	Sleep mode, V_{DD} = 2.5V 0°C to +50°C		0.4	1.5	μΑ
Supply Current	I _{DD2}	Active mode		85	125	
	I _{DD3}	Active mode during SHA computation		300	500	μΑ
Temperature Accuracy			-3		+3	_
Temperature Resolution				0.125		°C
Temperature Range			-128.0	00	+127.875	
Voltage Accuracy, V _{IN}		$4.0 \le V_{IN} \le 4.6$, $V_{IN} \le V_{DD} + 0.3V$	-30		30	mV
Voltage Accuracy, VIN		$2.5 \le V_{IN} \le 4.6V$, $V_{IN} \le V_{DD} + 0.3V$	-50		+50	IIIV
Voltage Resolution, V _{IN}				4.88		mV
Voltage Range, V _{IN}			0		4.6	V
Input Resistance, V _{IN}			15			$M\Omega$
Current Resolution				1.56		μV
Current Full Scale			-51.2		+51.2	mV
Current Gain Error			-1		+1	% full scale
Current Offset		(Notes 2, 3, 4)	-15		+25	μV
Accumulated Current Offset		(Notes 2, 3, 4)	-360		0	μVh/day
Time Base Error		0°C ≤ T _A ≤ +50°C	-2		+2	%
Tille base Elloi			-3		+3	70
CP Output Voltage	V_{CP}	$I_{CC} + I_{DC} = 0.9 \mu A$	8.50	9.25	10.00	V
CP Startup Time	t _{SCP}	CE = 0, DE = 0, C_{CP} = 0.1 μ F, Active mode			200	ms
Output High: CC, DC	V _{OHCC} V _{OHDC}	I _{OH} = -100μA (Note 5)	V _{CP} -0	.4		V
Output Low: CC	V_{OLCC}	I _{OL} = 100μA			$V_{DD} + 0.1$	V

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Low: DC	V _{OLDC}	I _{OL} = 100μA			0.1	V
DQ, PIO Voltage Range			-0.3		+5.5	V
DQ, PIO Input-Logic High	V _{IH}		1.5			V
DQ, PIO Input-Logic Low	V _{IL}				0.6	V
DQ, PIO Output-Logic Low	V _{OL}	I _{OL} = 4mA			0.4	V
DQ, PIO Pullup Current	I _{PU}	Sleep mode, V _{PIN} = V _{DD} - 0.4V		0.2		μΑ
DQ, PIO Pulldown Current	I _{PD}	Active mode, V _{PIN} = 0.4V		0.2		μΑ
DQ Input Capacitance	C_{DQ}			50		pF
DQ Sleep Timeout	t _{SLEEP}	$V_{DQ} < V_{IL}$	2		9	s
PIO, DQ Wake Debounce	t _{WDB}	Sleep mode		100		ms
SHA-1 COMPUTATION TIMING	i					
Computation Time	t _{SHA}				30	ms

ELECTRICAL CHARACTERISTICS: Protection Circuit

 $(V_{DD} = 2.5 \text{V to } 4.6 \text{V}, T_A = 0 ^{\circ} \text{C to } +50 ^{\circ} \text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ} \text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Owner, No. 1		V _{OV} = 11000b	4.457	4.482	4.507		
Overvoltage Detect	V _{ov}	V _{OV} = 00011b	4.252	4.277	4.302		
Charge-Enable Voltage	V _{CE}	Relative to V _{OV}	-75	-100	-125	mV	
Undervoltage Detect	V _{UV}		2.40	2.45	2.50	V	
Overcurrent Detect: Charge	\/	OC = 11b	-57	-72	-87	m\/	
Overcurrent Detect: Charge	V _{coc}	OC = 00b	-15.5	-23.5	-31.5	mV	
Overcurrent Detect: Discharge	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	OC = 11b	76	96	116	ma\/	
Overcurrent Detect. Discharge	V _{DOC}	OC = 00b	23.5	35.5	47.5	- mV	
Short-Circuit Current Detect	\/	SC = 1b	240	300	360	mV	
	V _{SC}	SC = 0b	120	150	180	mV	
Overvoltage Delay	t _{OVD}	(Note 6)	425		1150	ms	
Undervoltage Delay	t _{UVD}	(Notes 6, 7)	84		680	ms	
Overcurrent Delay	t _{OCD}		8	10	12	ms	
Short-Circuit Delay	t _{SCD}		80	120	160	μS	
Test Threshold	V _{TP}	COC, DOC conditions	0.3	0.8	1.5	V	
Test Current	I _{TST}	SC, COC, DOC condition	10	20	40	μА	
PLS Pulldown Current	I _{PPD}	Sleep mode	30	200	600	μА	
Recovery Current	I _{RC}	VUV condition, max: $V_{PLS} = 15V$, $V_{DD} = 1V$ min: $V_{PLS} = 4.2V$, $V_{DD} = 2V$	2.5	5.0	10.00	mA	

EEPROM RELIABILITY SPECIFICATION

(V_{DD} = 2.5V to 4.6V, T_A = -20°C to +70°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Copy Time	t _{EEC}				10	ms
EEPROM Copy Endurance	N _{EEC}	T _A = +50°C	50,000			cycles

ELECTRICAL CHARACTERISTICS: 1-Wire Interface, Standard

(V_{DD} = 2.5V to 4.6V, T_A = -20°C to +70°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time Slot	t _{SLOT}		60		120	μS
Recovery Time	t _{REC}		1			μS
Write-0 Low Time	t _{LOW0}		60		120	μS
Write-1 Low Time	t _{LOW1}		1		15	μS
Read-Data Valid	t _{RDV}				15	μs
Reset-Time High	t _{RSTH}		480			μS
Reset-Time Low	t _{RSTL}		480		960	μS
Presence-Detect High	t _{PDH}		15		60	μs
Presence-Detect Low	t _{PDL}		60		240	μs

ELECTRICAL CHARACTERISTICS: 1-Wire Interface, Overdrive

 $(V_{DD} = 2.5V \text{ to } 4.6V, T_A = -20^{\circ}C \text{ to } +70^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time Slot	t _{SLOT}		6		16	μS
Recovery Time	t _{REC}		1			μS
Write-0 Low Time	t _{LOW0}		6		16	μS
Write-1 Low Time	t _{LOW1}		1		2	μS
Read-Data Valid	t _{RDV}				2	μS
Reset-Time High	t _{RSTH}		48			μS
Reset-Time Low	t _{RSTL}		48		80	μS
Presence-Detect High	t _{PDH}		2		6	μS
Presence-Detect Low	t _{PDL}		8		24	μS

Note 1: All voltages are referenced to V_{SS} .

Note 2: Factory-calibrated accuracy. Higher accuracy can be achieved by in-system calibration by the user.

Note 3: Accumulation bias and offset bias registers set to 00h. NBEN bit set to 0.

Note 4: Parameters guaranteed by design.


Note 5: CP pin externally driven to 10V.

Note 6: Overvoltage and undervoltage delays (t_{OVD}, t_{UVD}) are reduced to 0s if the OV or UV condition is detected within 100ms of entering Active mode.


Note 7: t_{UVD} MIN determined by stepping the voltage on V_{IN} from V_{UV} + 250mV to V_{UV} - 250mV.

TYPICAL OPERATION CHARACTERISTICS


CC FET Turn Off




DC FET Turn Off




COC Delay









SC Delay






UV Delay



TYPICAL OPERATING CIRCUIT



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	V_{DD}	Power-Supply Input. Chip supply input. Bypass with 0.1µF to V _{SS} .
2	CTG	Connect to Ground
3	V_{SS}	Device Ground. Chip ground and battery-side sense resistor input.
4	V_{IN}	Battery Voltage-Sense Input. Connect to positive cell terminal through decoupling network.
5, 9, 10	N.C.	No Connection
6	PLS	Pack Plus Terminal-Sense Input. Used to detect the removal of short-circuit, discharge overcurrent, and charge overcurrent conditions.
7	CC	Charge Control. Charge FET control output.
8	DC	Discharge Control. Discharge FET control output.
11	DQ	Data Input/Output. Serial data I/O, includes weak pulldown to detect battery disconnect and can be configured as wake input.
12	SNS	Sense Resistor Connection. Pack minus terminal and pack-side sense resistor sense input.
13	CP	Charge Pump Output. Bypass with 0.1µF to V _{SS} .
14	PIO	Programmable I/O Pin. Can be configured as wake input.
_	EP	Exposed Pad. Connect to V _{SS} or leave unconnected.

DETAILED DESCRIPTION


The DS2784 functions as an accurate fuel gauge, Li+ protector, and SHA-1-based authentication token. The fuel gauge provides accurate estimates of remaining capacity and reports timely voltage, temperature, and current-measurement data. Capacity estimates are calculated from a piecewise-linear model of the battery performance over load and temperature, and system parameters for full and empty conditions. The algorithm parameters are user programmable and can be modified in pack. Critical capacity and aging data are periodically saved to EEPROM in case of loss of power due to a short circuit or deep depletion.

The Li+ protection function ensures safe, high-performance operation. nFET protection switches are driven with a 9V charge pump that increase gate drive as the cell voltage decreases. The high-side topology preserves the ground path for serial communication while eliminating the parasitic charge path formed when the fuel gauge IC is

located inside the protection FETs in a low-side configuration. The thresholds for overvoltage, overcurrent, and short-circuit current are user programmable for easy customization to each cell and application.

The 32-bit wide SHA-1 engine with 64-bit secret and 64-bit challenge words resists brute force and other attacks with financial-level HMAC security. The challenge of managing secrets in the supply chain is addressed with the compute next secret feature. The unique serial number or ROM ID can be used to assign a unique secret to each battery.

BLOCK DIAGRAM



POWER MODES

The DS2784 has two power modes: Active and Sleep. On initial power-up, the DS2784 defaults to Active mode. In Active mode, the DS2784 is fully functional with measurements and capacity estimation registers continuously updated. The protector circuit monitors the battery voltages and current for unsafe conditions. The protection FET gate drivers are enabled when conditions are deemed safe. Also, the SHA-1 authentication function is available in Active mode. When a SHA-1 computation is performed, the supply current increases to I_{DD3} for t_{SHA} . In Sleep mode, the DS2784 conserves power by disabling measurement and capacity estimation functions, but preserves register contents. Gate drive to the protection FETs is disabled in Sleep. And the SHA-1 authentication feature is not operational.


Sleep mode is entered under two different conditions: bus low and undervoltage. An enable bit makes entry into Sleep optional for each condition. Sleep mode is not entered if a charger is connected ($V_{PLS} > V_{DD} + 50 \text{mV}$) or if a charge current of 1.6mV / R_{SNS} is measured from SNS to V_{SS} . The DS2784 exits Sleep mode upon charger connection and $V_{IN} \ge V_{UV}$ or a low to high transition on DQ.

The bus-low condition, where the DQ pin is low for t_{SLEEP} , indicates pack removal or system shutdown in which the 1-Wire bus pullup voltage, V_{PULLUP} , is not present. The Power mode (PMOD) bit must be set to enter Sleep when a bus-low condition occurs. After the DS2784 enters Sleep due to a bus-low condition, it is assumed that no charge or discharge current will flow and that coulomb counting is unnecessary.

The second condition to enter Sleep is an undervoltage condition, which reduces battery drain due to the DS2784 supply current and prevents over discharging the cell. The DS2784 transitions to Sleep if the V_{IN} voltage is less than V_{UV} (2.45V typical) and the undervoltage enable (UVEN) bit is set. The 1-Wire bus must be in a static state, that is, with DQ either high or low for t_{SLEEP} . The DS2784 transitions from UVEN Sleep to Active mode when DQ changes logic state.

The DS2784 has the "power switch" capability for waking the device and enabling the protection FETs when the host system is powered down. A simple dry-contact switch on the PIO pin or DQ pin can be used to wake up the battery pack. The power switch function is enabled using the PSPIO and PSDQ configuration bits in the control register. When PSPIO or PSDQ is set and a Sleep condition is satisfied, the PIO and DQ pins pull high weakly, then become armed to detect a low-going transition. A 100ms debounce period filters out glitches that can be caused when a sleeping battery is inserted into a system.

Figure 1. Sleep Mode State Diagram



CONTROL REGISTER FORMAT

All control register bits are read and write accessible. The control register is recalled from parameter EEPROM memory at power-up. Register bit values can be modified in shadow RAM after power-up. Power-up default values are saved using the Copy Data command.

Αl	DΙ	ור	R	F	9	5	ദ	n	h

_	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	NBEN	UVEN	PMOD	RNAOP	0	PSPIO	PSDQ	Χ

NBEN—Negative Blanking Enable. A value of 1 enables blanking of negative current values up to $25\mu V$. A value of 0 disables blanking of negative currents. The power-up default of NBEN = 0.

UVEN—Undervoltage Enable. A value of 1 allows the DS2784 to enter Sleep mode when the voltage register value is less than V_{UV} and DQ is stable at either logic level for t_{SLEEP} . A value of 0 disables transitions to Sleep mode in an undervoltage condition.

PMOD—Power Mode Enable. A value of 1 allows the DS2784 to enter Sleep mode when DQ is low for t_{SLEEP} . A value of 0 disables DQ related transitions to Sleep mode.

RNAOP—Read Net Address Op Code. A value of 0 selects 33h as the op code value for the Read Net Address command. A value of 1 selects 39h as the Read Net Address opcode value.

0—Reserved bit, must be programmed to 0 for proper operation.

PSPIO—Power-Switch PIO Enable. A value of 1 enables the PIO pin as a power-switch input. A value of 0 disables the power-switch input function on PIO pin. This control is independent of the PSDQ state.

PSDQ—Power-Switch DQ Enable. A value of 1 enables the DQ pin as a power-switch input. A value of 0 disables the power-switch input function on DQ pin. This control is independent of the PSPIO state.

X—Reserved Bit.

Li+ PROTECTION CIRCUITRY

During Active mode, the DS2784 constantly monitors SNS, V_{IN} , and V_{PLS} to protect the battery from overvoltage (overcharge), undervoltage (overdischarge), and excessive charge and discharge currents (overcurrent, short circuit). Table 1 summarizes the conditions that activate the protection circuit, the response of the DS2784, and the thresholds that release the DS2784 from a protection state.

Table 1. Li+ Protection Conditions and DS2784 Responses

COMPITION		DELEASE TUDESHOLD		
CONDITION	THRESHOLD DELAY		RESPONSE ⁽²⁾	RELEASE THRESHOLD
Overvoltage	$V_{IN} > V_{OV}$	t _{OVD}	CC Off	$V_{IN} < V_{CE}$ or $(V_{SNS} > 1.2 \text{mV})$ and $V_{IN} < V_{OV}$
Undervoltage	$V_{IN} < V_{UV}$	t _{UVD}	CC Off, DC Off, Sleep Mode	V _{PLS} > V _{IN} ⁽³⁾ (charger connected)
Overcurrent, Charge	$V_{SNS} < V_{COC}$	t _{OCD}	CC Off, DC Off	$V_{PLS} < V_{DD} - V_{TP}^{(4)}$ (charger removed)
Overcurrent, Discharge	$V_{SNS} > V_{DOC}$	t _{OCD}	DC Off	$V_{PLS} > V_{DD} - V_{TP}$ (load removed)
Short Circuit	$V_{SNS} > V_{SC}$	t _{SCD}	DC Off	$V_{PLS} > V_{DD} - V_{TP}$ (load removed)

Note 1: All voltages are with respect to V_{SS} .

Note 2: CC pin driven to V_{OLCC} (V_{DD}) for CC off response. DC pin driven to V_{OLDC} (V_{SS}) for DC off response.

Note 3: If $V_{IN} < V_{UV}$ when charger connection is detected, release is delayed until $V_{IN} \ge V_{UV}$. The recovery charge path provides an internal current limit (I_{RC}) to safely charge the battery. If the device does not enter sleep mode for an UV condition (UVEN=0) then the FETs will turn on once $V_{IN} > V_{UV}$.

Note 4: With test current I_{TST} flowing from PLS to V_{SS} (pulldown on PLS) enabled.

Note 5: With test current I_{TST} flowing from V_{DD} to PLS (pullup on PLS).

Overvoltage. If the voltage on V_{IN} exceeds the overvoltage threshold (V_{OV}) for a period longer than overvoltage delay (t_{OVD}) , the CC pin is driven low to shut off the external-charge FET, and the OV flag in the protection register is set. The DC output remains high during overvoltage to allow discharging. When V_{IN} falls below the charge enable threshold, V_{CE} , the DS2784 turns the charge FET on by driving CC high. The DS2784 drives CC high before $V_{IN} < V_{CE}$ if a discharge condition persists with $V_{SNS} \ge 1.2 \text{mV}$ and $V_{IN} < V_{OV}$.

Undervoltage. If V_{IN} drops below the undervoltage threshold (V_{UV}) for a period longer than undervoltage delay (t_{UVD}), the DS2784 shuts off the charge and discharge FETs and sets the UV flag in the protection register. If UVEN is set, the DS2784 also enters Sleep mode. The DS2784 provides a current-limited recovery charge path (I_{RC}) from PLS to V_{DD} to gently charge severely depleted cells. The recovery charge path is enabled when $0 \le V_{IN} < (V_{OV}$ - 100mV). Once V_{IN} reaches 2.45V (typ), the DS2784 returns to normal operation. The DS2784 transitions from Sleep to Active mode and the CC and DC outputs are driven high to turn on the charge and

discharge FETs. . If the device does not enter sleep mode for an UV condition (UVEN=0) then the FETs will turn on once $V_{\text{IN}} > V_{\text{LIV}}$.

Overcurrent, Charge Direction (COC). Charge current develops a negative voltage on V_{SNS} with respect to V_{SS} . If V_{SNS} is less than the charge overcurrent threshold (V_{COC}) for a period longer than overcurrent delay (t_{OCD}), the DS2784 shuts off both external FETs and sets the COC flag in the protection register. The charge current path is not re-established until the voltage on the PLS pin drops below V_{DD} - V_{TP} . The DS2784 provides a pulldown current (I_{TST}) from PLS to V_{SS} to pull PLS down in order to detect the removal of the offending charge current source.

Overcurrent, Discharge Direction (DOC). Discharge current develops a positive voltage on V_{SNS} with respect to V_{SS} . If V_{SNS} exceeds the discharge overcurrent threshold (V_{DOC}) for a period longer than t_{OCD} , the DS2784 shuts off the external discharge FET and sets the DOC flag in the protection register. The discharge current path is not reestablished until the voltage on PLS rises above V_{DD} - V_{TP} . The DS2784 provides a test current (I_{TST}) from V_{DD} to PLS to pull PLS up in order to detect the removal of the offending low-impedance load.

Short Circuit. If V_{SNS} exceeds short-circuit threshold V_{SC} for a period longer than short-circuit delay (t_{SCD}), the DS2784 shuts off the external discharge FET and sets the DOC flag in the protection register. The discharge current path is not re-established until the voltage on PLS rises above V_{DD} - V_{TP} . The DS2784 provides a test current of value (I_{TST}) from V_{DD} to PLS to pull PLS up in order to detect the removal of the short circuit.




Figure 2. Li+ Protection Circuitry Example Waveforms

Summary. All the protection conditions previously described are logic ANDed to affect the CC and DC outputs.

- CC = (Overvoltage) AND (Undervoltage) AND (Overcurrent, Charge Direction)
 AND (Protection Register Bit CE)
- DC = (Undervoltage) AND (Overcurrent, Either Direction) AND (Short Circuit)
 AND (Protection Register Bit DE)

PROTECTION REGISTER FORMAT

The protection register reports events detected by the Li+ safety circuit on bits 2 to 7. Bits 0 and 1 are used to disable the charge and discharge FET gate drivers. Bits 2 to 7 are set by internal hardware only. Bits 2 and 3 are cleared by hardware only. Bits 4 to 7 are cleared by writing the register with a 0 in the bit position of interest. Writing a 1 to bits 4 to 7 has no effect on the register. Bits 0 and 1 are set on power-up and a transition from Sleep to Active modes. While in Active mode, these bits can be cleared to disable the FET gate drive of either or both FETs. Setting these bits only turns on the FETs if there are no protection faults.

ADDRESS 00h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OV	UV	COC	DOC	СС	DC	CE	DE

OV—Overvoltage Flag. OV is set to indicate that an overvoltage condition has been detected. The voltage on V_{IN} has persisted above the V_{OV} threshold for t_{OV} . OV remains set until written to a 0 or cleared by a power-on reset or transition to Sleep mode.

UV—Undervoltage Flag. UV is a read-only mirror of the UVF flag located in the status register. UVF is set to indicate that $V_{IN} < V_{IIV}$. The UVF bit must be written to 0 to clear UV and UVF.

COC—Charge Overcurrent Flag. COC is set to indicate that an overcurrent condition has occurred during a charge. The sense-resistor voltage has persisted above the V_{COC} threshold for t_{OC} . COC remains set until written to a 0, cleared by a power-on reset, or transition to Sleep mode.

DOC—Discharge Overcurrent Flag. DOC is set to indicate that an overcurrent condition has occurred during a discharge. The sense-resistor voltage has persisted above the V_{DOC} threshold for t_{OC} . DOC remains set until written to a 0, cleared by a power-on reset, or transition to Sleep mode.

CC—Charge Control Flag. CC indicates the logic state of the CC pin driver. CC flag is set to indicate CC high. CC flag is cleared to indicate CC low. CC flag is read only.

DC—Discharge Control Flag. DC indicates the logic state of the DC pin driver. DC flag is set to indicate DC high. DC flag is cleared to indicate DC low. DC flag is read only.

CE—Charge Enable Bit. CE must be set to allow the CC pin to drive the charge FET to the on state. CE acts as an enable input to the safety circuit. If all safety conditions are met AND CE is set, the CC pin drives to V_{CP} . If CE is cleared, the CC pin is driven low to disable the charge FET.

DE—Discharge Enable Bit. DE must be set to allow the DC pin to drive the discharge FET to the on state. DE acts as an enable input to the safety circuit. If all safety conditions are met AND DE is set, the DC pin drives to V_{CP} . If DE is cleared, the DC pin is driven low to disable the charge FET.

PROTECTOR THRESHOLD REGISTER FORMAT

The 8-bit threshold register consists of bit fields for setting the overvoltage threshold, charge overcurrent threshold, discharge overcurrent threshold, and short-circuit threshold for the protection circuit.

ADDRESS 7Fh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VOV4	VOV3	VOV2	VOV1	VOV0	SC0	OC1	OC0

Table 2. VOV Threshold

VOV BIT FIELD	V _{ov} VOV BIT FIELD		V _{ov}
00000	4.248 1 0 0 0		4.404
00001	4.258	10001	4.414
00010	4.268	10010	4.424
00011	4.277	10011	4.434
00100	4.287	10100	4.443
00101	4.297	10101	4.453
00110	4.307	10110	4.463
00111	0 0 1 1 1 4.316		4.473
01000	0 1 0 0 0 4.326		4.482
01001	4.336	11001	4.492
01010	4.346	11010	4.502
01011	4.356	11011	4.512
01100	4.365	11100	4.522
01101	4.375	11101	4.531
01110	4.385	11110	4.541
01111	4.395	11111	4.551

Table 3. COC, DOC Threshold

OC[1:0] BIT FIELD	V _{coc} (mV)	V _{DOC} (mV)	
0 0	-23.5	35.5	
0 1	-36	48	
1 0	-48	72	
11	-72	96	


Table 4. SC Threshold

SC0 BIT FIELD	V _{sc} (mV)	
0	150	
1	300	

VOLTAGE MEASUREMENT

Battery voltage is measured every 440ms on the V_{IN} pin with respect to V_{SS} . Measurements have a 0 to 4.6V range and a 4.88mV resolution. The value is stored in the voltage register in two's complement form and is updated every 440ms. Voltages above the maximum register value are reported at the maximum value; voltages below the minimum register value are reported at the minimum value.


VOLTAGE REGISTER FORMAT



TEMPERATURE MEASUREMENT

The DS2784 uses an integrated temperature sensor to measure battery temperature with a resolution of 0.125°C. Temperature measurements are updated every 440ms and placed in the temperature register in two's complement form.

TEMPERATURE REGISTER FORMAT




Note: Temperature and battery voltage (V_{IN}) are measured using the same ADC. Therefore, measurements are a 220ms average updated every 440ms.

CURRENT MEASUREMENT


The DS2784 continually measures the current flow into and out of the battery by measuring the voltage drop across a low-value current-sense resistor, R_{SNS} . The voltage-sense range between SNS and V_{SS} is $\pm 51.2 \text{mV}$. The input linearly converts peak-signal amplitudes up to 102.4 mV as long as the continuous signal level (average over the conversion cycle period) does not exceed $\pm 51.2 \text{mV}$. The ADC samples the input differentially at 18.6 kHz and updates the current register at the completion of each conversion cycle (3.52s). Charge currents above the maximum register value are reported as 7FFFh. Discharge currents below the minimum register value are reported as 8000h.

CURRENT REGISTER FORMAT



The average current register reports an average current level over the preceding 28s. The register value is updated every 28s in two's complement form, and represents an average of the eight preceding current register values.

AVERAGE CURRENT REGISTER FORMAT



CURRENT OFFSET CORRECTION

Every 1024th conversion, the ADC measures its input offset to facilitate offset correction. Offset correction occurs approximately once per hour. The resulting correction factor is applied to the subsequent 1023 measurements. During the offset correction conversion, the ADC does not measure the sense-resistor signal. A maximum error of 1/1024 in the accumulated current register (ACR) is possible; however, to reduce the error, the current measurement made just prior to the offset conversion is retained in the current register and is substituted for the dropped current measurement in the current accumulation process. Therefore, the accumulated current error due to offset correction is typically much less than 1/1024.


CURRENT OFFSET BIAS

The current offset bias (COB) value allows a programmable offset value to be added to raw current measurements. The result of the raw current measurement plus COB is displayed as the current measurement result in the current register, and is used for current accumulation. COB can be used to correct for a static offset error, or can be used to intentionally skew the current results and, therefore, the current accumulation.

Read and write access is allowed to COB. Whenever the COB is written, the new value is applied to all subsequent current measurements. COB can be programmed in $1.56\mu V$ steps to any value between +198.1 μV and -199.7 μV . The COB value is stored as a two's complement value in EEPROM. The COB is loaded on power-up from EEPROM memory. The factory default value is 00h.

The difference between the CAB and COB is that the CAB is not subject to current blanking. Offset currents between $100\mu V$ and $-25\mu V$ are not accumulated if the offset is made by the COB. Offset currents between $100\mu V$ and $-25\mu V$ are accumulated if they are made by the CAB.

CURRENT OFFSET BIAS REGISTER FORMAT




CURRENT BLANKING

The current blanking feature modifies current measurement result prior to being accumulated in the ACR. Current blanking occurs conditionally when a current measurement (raw current + COBR) falls in one of two defined ranges. The first range prevents charge currents less than $100\mu V$ from being accumulated. The second range prevents discharge currents less than $25\mu V$ in magnitude from being accumulated. Charge current blanking is always performed; however, discharge current blanking must be enabled by setting the NBEN bit in the control register. See the register description for additional information.

CURRENT MEASUREMENT CALIBRATION

The DS2784's current measurement gain can be adjusted through the RSGAIN register, which is factory calibrated to meet the data sheet-specified accuracy. RSGAIN is user accessible and can be reprogrammed after module or pack manufacture to improve the current measurement accuracy. Adjusting RSGAIN can correct for variation in an external sense resistor's nominal value, and allows the use of low-cost, nonprecision, current-sense resistors. RSGAIN is an 11-bit value stored in 2 bytes of the parameter EEPROM memory block. The RSGAIN value adjusts the gain from 0 to 1.999 in steps of 0.001 (precisely 2⁻¹⁰). The user must program RSGAIN cautiously to ensure accurate current measurement. When shipped from the factory, the gain calibration value is stored in two separate locations in the parameter EEPROM block: RSGAIN, which is reprogrammable, and FRSGAIN, which is read only. RSGAIN determines the gain used in the current measurement. The FRSGAIN value is provided to preserve the factory calibration value only and is not used to calibrate the current measurement. The 16-bit FRSGAIN value is readable from addresses B0h and B1h.

CURRENT MEASUREMENT GAIN REGISTER FORMAT




SENSE RESISTOR TEMPERATURE COMPENSATION

The DS2784 can temperature compensate the current-sense resistor to correct for variation in a sense resistor's value overtemperature. The DS2784 is factory programmed with the sense-resistor temperature coefficient, RSTC, set to zero, which turns off the temperature compensation function. RSTC is user accessible and can be reprogrammed after module or pack manufacture to improve the current accuracy when using a high-temperature coefficient current-sense resistor. RSTC is an 8-bit value stored in the parameter EEPROM memory block. The RSTC value sets the temperature coefficient from 0 to +7782ppm/°C in steps of 30.5ppm/°C. The user must program RSTC cautiously to ensure accurate current measurement.

Temperature compensation adjustments are made when the temperature register crosses 0.5° C boundaries. The temperature compensation is most effective with the resistor placed as close as possible to the V_{SS} terminal. This optimizes thermal coupling of the resistor to the on-chip temperature sensor.

SENSE RESISTOR TEMPERATURE COMPENSATION REGISTER FORMAT



CURRENT ACCUMULATION

Current measurements are internally summed, or accumulated, at the completion of each conversion period and the results are stored in the ACR. The accuracy of the ACR is dependent on both the current measurement and the conversion time base. The ACR has a range of 0 to 409.6mVh with an LSb of 6.25μ Vh. Additional registers hold fractional results of each accumulation to avoid truncation errors. The fractional result bits are not user accessible. Accumulation of charge current above the maximum register value is reported at the maximum value; conversely, accumulation of discharge current below the minimum register value is reported at the minimum value.

Charge currents (positive current register values) less than $100\mu V$ are not accumulated in order to mask the effect of accumulating small positive offset errors over long periods. This limits the minimum charge current, for coulomb-counting purposes, to 5mA for R_{SNS} = 0.020Ω and 20mA for R_{SNS} = 0.005Ω .

Read and write access is allowed to the ACR. The ACR must be written MSB first then LSB. Whenever the ACR is written, the fractional accumulation result bits are cleared. The write must be completed in 3.5s (one ACR update period). A write to the ACR forces the ADC to perform an offset correction conversion and update the internal offset correction factor. The current measurement and accumulation begin with the second conversion following a write to the ACR.

The ACR value is backed up to EEPROM in case of power loss. The ACR value is recovered from EEPROM on power-up. See Table 8 for specific address location and backup frequency.

ACCUMULATED CURRENT REGISTER FORMAT




Table 5. Resolution and Range vs. Sense Resistor


	V _{SS} - V _{SNS}	R _{SNS}				
		20mΩ	15m Ω	10mΩ	$5 \text{m}\Omega$	
Current Resolution	1.5625μV	25μV 78.13μΑ 104.2μΑ 15		156.3μΑ	312.5μΑ	
Current Range	±51.2mV	±2.56A	±3.41A	±5.12A	±10.24A	
ACR Resolution	6.25μVh	312.5μAh	416.7μAh	625μAh	1.250mAh	
ACR Range	409.6mVh	20.48Ah	27.31Ah	40.96Ah	81.92Ah	

ACCUMULATION BIAS

In some designs a systematic error or an application preference requires the application of an arbitrary bias to the current accumulation process. The current accumulation bias register (CAB) allows a user-programmed constant positive or negative polarity bias to be included in the current accumulation process. The value in CAB can be used to estimate battery currents that do not flow through the sense resistor, estimate battery self-discharge or estimate current levels below the current measurement resolution. The user programmed two's complement value, with bit weighting the same as the current register, is added to the ACR once per current conversion cycle. The CAB is loaded on power-up from EEPROM memory.

The difference between the CAB and COB is that the CAB is not subject to current blanking. Offset currents between $100\mu V$ and $-25\mu V$ are not accumulated if the offset is made by the COB. Offset currents between $100\mu V$ and $-25\mu V$ are accumulated if they are made by the CAB.


CURRENT ACCUMULATION BIAS REGISTER FORMAT



CAPACITY ESTIMATION ALGORITHM

Remaining capacity estimation uses real-time measured values, stored parameters describing the cell characteristics, and application operating limits. Figure 3 describes the algorithm inputs and outputs.

Figure 3. Top-Level Algorithm Diagram



MODELING CELL CHARACTERISTICS

To achieve reasonable accuracy in estimating remaining capacity, the cell performance characteristics overtemperature, load current, and charge-termination point must be considered. Since the behavior of Li+ cells is nonlinear, these characteristics must be included in the capacity estimation to achieve an acceptable level of accuracy in the capacity estimation. The FuelPack™ method used in the DS2784 is described in general in Application Note 131: Lithium-Ion Cell Fuel Gauging with Maxim Battery Monitor ICs. To facilitate efficient implementation in hardware, a modified version of the method outlined in AN131 is used to store cell characteristics in the DS2784. Full and empty points are retrieved in a lookup process which retraces a piece-wise linear model consisting of three model curves named full, active empty, and standby empty. Each model curve is constructed with 5-line segments, numbered 1 through 5. Above 40°C, the segment 5 model curves extend infinitely with zero slope, approximating the nearly flat change in capacity of Li+ cells at temperatures above 40°C. Segment 4 of each model curves originates at +40°C on its upper end and extends downward in temperature to the junction with segment 3. Segment 3 joins with segment 2, which in turn joins with segment 1. Segment 1 of each model curve extends from the junction with segment 2 to infinitely colder temperatures. The three junctions or breakpoints that join the segments (labeled TBP12, TBP23, and TBP34 in Figure 4) are programmable in 1°C increments from -128°C to +40°C. The slope or derivative for segments 1, 2, 3, and 4 are also programmable over a range of 0 to 15,555ppm, in steps of 61ppm.




Figure 4. Cell Model Example Diagram

Full—The full curve defines how the full point of a given cell varies over temperature for a given charge termination. The application's charge termination method should be used to determine the table values. The DS2784 reconstructs the full line from the cell characteristic table to determine the full capacity of the battery at each temperature. Reconstruction occurs in one-degree temperature increments.

Active Empty—The active-empty curve defines the variation of the active-empty point over temperature. The active-empty point is defined as the minimum voltage required for system operation at a discharge rate based on a high-level load current (one that is sustained during a high-power operating mode). This load current is programmed as the active-empty current (IAE), and should be a 3.5s average value to correspond to values read from the current register. The specified minimum voltage, or active empty voltage (VAE), should be a 220ms average value to correspond to the values read from the voltage register. The DS2784 reconstructs the active empty line from the cell characteristic table to determine the active empty capacity of the battery at each temperature. Reconstruction occurs in one-degree temperature increments.

Standby Empty—The standby-empty curve defines the variation of the standby-empty point over temperature. The standby-empty point is defined as the minimum voltage required for standby operation at a discharge rate dictated by the application standby current. In typical handheld applications, standby empty represents the point that the battery can no longer support DRAM refresh and thus the standby voltage is set by the minimum DRAM voltage-supply requirements. In other applications, standby empty can represent the point that the battery can no longer support a subset of the full application operation, such as games or organizer functions. The standby load current and voltage are used for determining the cell characteristics but are not programmed into the DS2784. The DS2784 reconstructs the standby-empty line from the cell characteristic table to determine the standby-empty capacity of the battery at each temperature. Reconstruction occurs in one-degree temperature increments.

CELL MODEL CONSTRUCTION

The model is constructed with all points normalized to the fully charged state at $+40^{\circ}$ C. All values are stored in the cell parameter EEPROM block. The $+40^{\circ}$ C full value is stored in μ Vhr with an LSB of 6.25μ Vhr. The $+40^{\circ}$ C active empty value is stored as a percentage of $+40^{\circ}$ C full with a resolution of 2^{-10} . Standby empty at $+40^{\circ}$ C is, by definition, zero and, therefore, no storage is required. The slopes (derivatives) of the 4 segments for each model curve are stored in the cell parameter EEPROM block as ppm/°C. The breakpoint temperatures of each segment are stored there also (see Application Note 3584: *Storing Battery Fuel Gauge Parameters in DS2780* for more details on how values are stored). An example of data stored in this manner is shown in Table 6.


Table 6. Example Cell Characterization Table (Normalized to +40°C)

Manufacturer's Rated Cell Capacity: 1000mAh			
Charge Voltage: 4.2V	Termination Current: 50mA		
Active Empty (V): 3.0V	Active Empty (I): 300mA		
Sense Resistor: 0.020Ω			

	TBP12	TBP23	TBP34
Segment Breakpoints	-12°C	0°C	18°C

	+40°C Nominal (mAh)	Seg. 1 ppm/°C	Seg. 2 ppm/°C	Seg. 3 ppm/°C	Seg. 4 ppm/°C
Full	1051	3601	3113	1163	854
Active Empty		2380	1099	671	305
Standby Empty		1404	427	244	183

Figure 5. Lookup Function Diagram



APPLICATION PARAMETERS

In addition to cell model characteristics, several application parameters are needed to detect the full and empty points, as well as calculate results in mAh units.

Sense Resistor Prime ($R_{SNSP}[1/\Omega]$)— R_{SNSP} stores the value of the sense resistor for use in computing the absolute capacity results. The resistance is stored as a 1-byte conductance value with units of mhos (1/ Ω). R_{SNSP} supports resistor values of 1 Ω to 3.922m Ω . R_{SNS} is located in the parameter EEPROM block.

$$R_{SNSP} = 1/R_{SNS}$$
 (units of mhos; $1/\Omega$)

Charge Voltage (VCHG)—VCHG stores the charge voltage threshold used to detect a fully charged state. The voltage is stored as a 1-byte value with units of 19.5mV and can range from 0V to 4.978V. VCHG should be set marginally less than the cell voltage at the end of the charge cycle to ensure reliable charge termination detection. VCHG is located in the parameter EEPROM block.

Minimum Charge Current (IMIN)—IMIN stores the charge current threshold used to detect a fully charged state. It is stored as a 1-byte value with units of $50\mu V$ (IMIN x R_{SNS}) and can range from 0 to 12.75mV. Assuming R_{SNS} = $20m\Omega$, IMIN can be programmed from 0mA to 637.5mA in 2.5mA steps. IMIN should be set marginally greater than

the charge current at the end of the charge cycle to ensure reliable charge termination detection. IMIN is located in the parameter EEPROM block.

Active Empty Voltage (VAE)—VAE stores the voltage threshold used to detect the active empty point. The value is stored in 1-byte with units of 19.5mV and can range from 0V to 4.978V. VAE is located in the parameter EEPROM block. See the *Modeling Cell Characteristics* section for more information.

Active Empty Current (IAE)—IAE stores the discharge current threshold used to detect the active empty point. The unsigned value represents the magnitude of the discharge current and is stored in 1-byte with units of $200\mu V$ and can range from 0 to 51.2mV. Assuming R_{SNS} = $20m\Omega$, IAE can be programmed from 0mA to 2550mA in 10mA steps. IAE is located in the Parameter EEPROM block. See the *Cell Model Construction* section for more information.

Aging Capacity (AC)—AC stores the rated cell capacity, which is used to estimate the decrease in battery capacity that occurs during normal use. The value is stored in 2 bytes in the same units as the ACR ($6.25\mu Vh$). When set to the manufacturer's rated cell capacity the aging estimation rate is approximately 2.4% per 100 cycles of equivalent full capacity discharges. Partial discharge cycles are added to form equivalent full capacity discharges. The default aging estimation results in 88% capacity after 500 equivalent cycles. The aging estimation rate can be adjusted by setting the AC to a value other than the cell manufacturer's rating. Setting AC to a lower value, accelerates the aging estimation rate. Setting AC to a higher value, retards the aging estimation rate. The AC is located in the parameter EEPROM block.

Age Scalar (AS)—AS adjusts the cell capacity estimation results downward to compensate for aging. The AS is a 1-byte value that has a range of 49.2% to 100%. The LSb is weighted at 0.78% (precisely 2⁻⁷). A value of 100% (128 decimal or 80h) represents an unaged battery. A value of 95% is recommended as the starting AS value at the time of pack manufacture to allow the learning of a larger capacity on batteries that have an initial capacity greater than the rated cell capacity programmed in the cell characteristic table. The AS is modified by aging estimation introduced under aging capacity and by the capacity-learn function. The host system has read and write access to the AS, however caution should exercised when writing it to ensure that the cumulative aging estimate is not overwritten with an incorrect value. The AS is automatically saved to EEPROM (see Table 7 for details). The EEPROM value is recalled on power-up.

Full capacity estimation based on the learn function is more accurate than the cycle-count-based estimation. The learn function reflects the current performance of the cell. Cycle count based estimation is an approximation derived from the manufacturer's recommendation for a typical cell. Batteries are typically considered worn-out when the full capacity reaches 80% of the rated capacity, therefore, the AS value is not required to range to 0%. It is clamped to 50% (64d or 40h). If a value of 50% is read from the AS, the host should prompt the user to initiate a learning cycle.

CAPACITY ESTIMATION OPERATION

Aging Estimation

As discussed above, the AS register value is adjusted occasionally based on cumulative discharge. As the ACR register decrements during each discharge cycle, an internal counter is incremented until equal to 32 times the AC. The AS is then decremented by one, resulting in a decrease of the scaled full battery capacity by 0.78% (approximately 2.4% per 100 cycles). See the AC register description above for recommendations on customizing the age-estimation rate.

Learn Function

Since Li+ cells exhibit charge efficiencies near unity, the charge delivered to a Li+ cell from a known empty point to a known full point is a dependable measure of the cell capacity. A continuous charge from empty to full results in a learn cycle. First, the active empty point must be detected. The learn flag (LEARNF) is set at this point. Then, once charging starts, the charge must continue uninterrupted until the battery is charged to full. Upon detecting full, LEARNF is cleared, the charge to full (CHGTF) flag is set, and the age scalar (AS) is adjusted according to the learned capacity of the cell.

ACR Housekeeping

The ACR value is adjusted occasionally to maintain the coulomb count within the model curve boundaries. When the battery is charged to full (CHGTF set), the ACR is set equal to the age scaled full lookup value at the present temperature. If a learn cycle is in progress, correction of the ACR value occurs after the age scalar (AS) is updated.

When an empty condition is detected (LEARNF and/or AEF set), the ACR adjustment is conditional:

- If the AEF is set and the LEARNF is not set, then the active-empty point was not detected. The battery is likely below the active-empty capacity of the model. The ACR is set to the active-empty model value at present temp only if it is greater than the active-empty model value at present temp.
- If the AEF is set, the LEARNF is not set, and the ACR is below the active-empty model value at present temp the ACR is NOT updated.
- If the LEARNF is set, then the battery is at the active-empty point and the ACR is set to the active-empty model value.

Full Detect

Full detection occurs when the voltage (V) readings remain continuously above the charge voltage (VCHG) threshold for the duration of two average current (IAVG) readings, and both IAVG readings are below terminating current (IMIN). The two consecutive IAVG readings must also be positive and nonzero (> 16 LSB). This ensures that removing the battery from the charger does not result in a false detection of full. Full detect sets the charge to full (CHGTF) bit in the status register.

Active-Empty Point Detect

Active-empty point detection occurs when the voltage register drops below the VAE threshold AND the two previous current readings are above IAE. This captures the event of the battery reaching the active-empty point. Note that the two previous current readings must be negative and greater in magnitude than IAE, that is, a larger discharge current than specified by the IAE threshold. Qualifying the voltage level with the discharge rate ensures that the active-empty point is not detected at loads much lighter than those used to construct the model. Also, the active-empty point must not be detected when a deep discharge at a very light load is followed by a load greater than IAE. Either case would cause a learn cycle on the following charge to include part of the standby capacity in the measurement of the active capacity. Active-empty point detection sets the learn flag (LEARNF) bit in the status register. Do not confuse the active-empty point with the active-empty flag. The active-empty flag is set only when the VAE threshold is passed.

STATUS REGISTER FORMAT

The status register contains bits that report the device status. All bits are set internally. The CHGTF, AEF, SEF, and LEARNF bits are read only. The UVF and PORF bits can be cleared by writing a zero to the bit locations.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CHGTF	AEF	SEF	LEARNF	Х	UVF	PORF	Х

CHGTF—Charge-Termination Flag. CHGTF is set to indicate that the voltage and average current register values have persisted above the VCHG and below the IMIN thresholds sufficiently long to detect a fully charged condition. CHGTF is cleared when RARC is less than 90%. CHGTF is read only.

AEF—Active-Empty Flag. AEF is set to indicate that the battery is at or below the active-empty point. AEF is set when the voltage register value is less than the VAE threshold. AEF is cleared when RARC is greater than 5%. AEF is read only.

SEF—Standby-Empty Flag. SEF is set to indicate RSRC is less than 10%. SEF is cleared when RSRC is greater than 15%. SEF is read only.