



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





DS33X162/DS33X161/DS33X82/DS33X81/ DS33X42/DS33X41/DS33X11/DS33W41/DS33W11 Ethernet Over PDH Mapping Devices

General Description

The DS33X162 family of semiconductor devices extend 10/100/1000Mbps Ethernet LAN segments by encapsulating MAC frames in GFP-F, HDLC, cHDLC, or X.86 (LAPS) for transmission over PDH/TDM data streams. The devices support the Ethernet over PDH (EoPDH) standards for the delivery of Ethernet Access Services, including eLAN, eLINE, and VLAN. The multiport devices support VCAT/LCAS for dynamic link aggregation. The serial links support bidirectional synchronous interconnect up to 52Mbps over xDSL, T1/E1/J1, T3/E3, or V.35/Optical.


The devices perform store-and-forward of frames with Ethernet traffic conditioning and bridging functions at wire speed. The programmability of classification, priority queuing, encapsulation, and bundling allows great flexibility in providing various Ethernet services. OAM flows can be extracted and inserted by an external processor to manage the Ethernet service.

The voice ports of the DS33W41 and DS33W11 easily connect to external codecs for integrated voice and data service applications.

Applications

Bonded Transparent LAN Service
LAN Extension
Ethernet Delivery Over T1/E1/J1, T3/E3,
OC-1/EC-1, G.SHDSL, or HDSL2/4

Functional Diagram



Features

- ◆ 10/100/1000 IEEE 802.3 MAC (MII/RMII/GMII) with Autonegotiation and Flow Control
- ◆ GFP-F/LAPS/HDLC/cHDLC Encapsulation
- ◆ VCAT/LCAS Link Aggregation for Up to 16 Links
- ◆ Supports Up to 200ms Differential Delay
- ◆ Quality of Service (QoS) Support
- ◆ VLAN, Q-in-Q, 802.1p, and DSCP Support
- ◆ Ethernet Bridging and Filtering
- ◆ Add/Drop OAM Frames from μ P Interface
- ◆ Traffic Shaping Through CIR/CBS Policing
- ◆ External 256Mb, 125MHz DDR SDRAM Buffer
- ◆ Parallel and SPI™ Microprocessor Interfaces
- ◆ 1.8V, 2.5V, 3.3V Supplies
- ◆ IEEE 1149.1 JTAG Support

Features continued in Section 2.

Ordering Information

| PART | TDM | PORTS ETHERNET | VOICE | PIN- PACKAGE |
|-----------|-----|-------------------|-------|-----------------|
| DS33X162+ | 16 | 2 | 0 | 256 CSBGA |
| DS33X161+ | 16 | 1 | 0 | 256 CSBGA |
| DS33X82+ | 8 | 2 | 0 | 256 CSBGA |
| DS33X81+ | 8 | 1 | 0 | 256 CSBGA |
| DS33X42+ | 4 | 2 | 0 | 256 CSBGA |
| DS33X41+ | 4 | 1 | 0 | 256 CSBGA |
| DS33X11+ | 1 | 1 | 0 | 144 CSBGA |
| DS33W41+ | 4 | 1 | 1 | 256 CSBGA |
| DS33W11+ | 1 | 1 | 1 | 256 CSBGA |

Note: All devices are specified over the -40°C to +85°C industrial operating temperature range.
+Denotes a lead-free/RoHS-compliant package.

SPI is a trademark of Motorola, Inc.



Table of Contents

| | | |
|-----------|---|-----------|
| 1. | DETAILED DESCRIPTION | 9 |
| 2. | FEATURE HIGHLIGHTS..... | 10 |
| 2.1 | GENERAL | 10 |
| 2.2 | VCAT/LCAS LINK AGGREGATION (INVERSE MULTIPLEXING) | 10 |
| 2.3 | HDLC..... | 10 |
| 2.3.1 | <i>cHDLC</i> | 10 |
| 2.4 | GFP-F..... | 11 |
| 2.5 | X.86 SUPPORT | 11 |
| 2.6 | DDR SDRAM INTERFACE..... | 11 |
| 2.7 | MAC INTERFACES..... | 11 |
| 2.7.1 | <i>Ethernet Bridging for 10/100</i> | 12 |
| 2.7.2 | <i>Ethernet Traffic Classification</i> | 12 |
| 2.7.3 | <i>Ethernet Bandwidth Policing</i> | 12 |
| 2.7.4 | <i>Ethernet Traffic Scheduling</i> | 12 |
| 2.7.5 | <i>Connection Endpoints</i> | 12 |
| 2.7.6 | <i>Virtual Connection</i> | 12 |
| 2.7.7 | <i>Connection and Aggregation</i> | 12 |
| 2.7.8 | <i>Ethernet Control Frame Processing</i> | 12 |
| 2.7.9 | <i>Q-in-Q</i> | 12 |
| 2.8 | SERIAL PORTS | 13 |
| 2.8.1 | <i>Voice Ports</i> | 13 |
| 2.9 | MICROPROCESSOR INTERFACE..... | 13 |
| 2.10 | SLAVE SERIAL PERIPHERAL INTERFACE (SPI) FEATURES | 13 |
| 2.11 | TEST AND DIAGNOSTICS..... | 13 |
| 2.12 | SPECIFICATIONS COMPLIANCE..... | 13 |
| 3. | APPLICABLE EQUIPMENT TYPES..... | 14 |
| 4. | ACRONYMS & GLOSSARY | 17 |
| 5. | DESIGNING WITH THE DS33X162 FAMILY OF DEVICES..... | 18 |
| 5.1 | IDENTIFICATION OF APPLICATION REQUIREMENTS | 18 |
| 5.2 | DEVICE SELECTION | 18 |
| 5.3 | ANCILLARY DEVICE SELECTION..... | 19 |
| 5.4 | CIRCUIT DESIGN..... | 19 |
| 5.5 | BOARD LAYOUT..... | 19 |
| 5.6 | SOFTWARE DEVELOPMENT | 19 |
| 6. | BLOCK DIAGRAMS | 20 |
| 7. | PIN DESCRIPTIONS..... | 21 |
| 7.1 | PIN FUNCTIONAL DESCRIPTION..... | 21 |
| 8. | FUNCTIONAL DESCRIPTION..... | 34 |
| 8.1 | PARALLEL PROCESSOR INTERFACE..... | 35 |
| 8.1.1 | <i>Read-Write/Data Strobe Modes</i> | 35 |
| 8.1.2 | <i>Clear on Read</i> | 35 |
| 8.1.3 | <i>Interrupt and Pin Modes</i> | 35 |
| 8.1.4 | <i>Multiplexed Bus Operation</i> | 35 |
| 8.2 | SPI SERIAL PROCESSOR INTERFACE | 36 |
| 8.3 | CLOCK STRUCTURE..... | 37 |
| 8.3.1 | <i>Serial Interface Clock Modes</i> | 39 |
| 8.3.2 | <i>Ethernet Interface Clock Modes</i> | 39 |

| | | |
|-----------|--|------------|
| 8.4 | RESETS AND LOW-POWER MODES | 39 |
| 8.5 | INITIALIZATION AND CONFIGURATION | 41 |
| 8.6 | GLOBAL RESOURCES | 41 |
| 8.7 | PER-PORT RESOURCES | 41 |
| 8.8 | DEVICE INTERRUPTS | 41 |
| 8.9 | FORWARDING MODES AND WAN CONNECTIONS | 43 |
| 8.9.1 | Forwarding Modes | 43 |
| 8.9.2 | WAN Connections..... | 49 |
| 8.9.3 | Queue Configuration..... | 50 |
| 8.10 | BANDWIDTH CAPABILITIES (THROUGHPUT)..... | 51 |
| 8.11 | SERIAL (WAN)..... | 52 |
| 8.11.1 | Voice Support (DS33W11 and DW33W41 Only)..... | 52 |
| 8.12 | LINK AGGREGATION AND LINK CAPACITY ADJUSTMENT (VCAT/LCAS) | 53 |
| 8.12.1 | VCAT/LCAS Control Frame for T3/E3..... | 54 |
| 8.12.2 | VCAT/LCAS Configuration and Operation..... | 55 |
| 8.12.3 | Link Capacity Adjustment Scheme (LCAS) | 56 |
| 8.12.4 | Alarms and Conditions related to VCAT/LCAS..... | 57 |
| 8.13 | ARBITER/BUFFER MANAGER..... | 57 |
| 8.14 | FLOW CONTROL..... | 58 |
| 8.14.1 | Full Duplex Flow control..... | 59 |
| 8.14.2 | Half Duplex Flow control | 59 |
| 8.15 | ETHERNET INTERFACES | 60 |
| 8.15.1 | GMII Mode | 62 |
| 8.15.2 | MII Mode | 63 |
| 8.15.3 | DTE and DCE Mode | 65 |
| 8.15.4 | RMII Mode..... | 66 |
| 8.16 | QUALITY OF SERVICE (QOS) FEATURES | 67 |
| 8.16.1 | VLAN Forwarding by VID (IEEE 802.1q) | 67 |
| 8.16.2 | Programming the VLAN ID Table | 68 |
| 8.16.3 | Priority Coding with VLAN Tags (IEEE 802.1p)..... | 69 |
| 8.16.4 | Priority Coding with Multiple (Q-in-Q) VLAN Tags..... | 70 |
| 8.16.5 | Priority Coding with DSCP..... | 71 |
| 8.16.6 | Programming the Priority Table | 72 |
| 8.17 | OAM SUPPORT WITH FRAME TRAPPING, EXTRACTION, AND INSERTION | 74 |
| 8.17.1 | Frame Trapping..... | 76 |
| 8.17.2 | Frame Extraction and Frame Insertion | 77 |
| 8.17.3 | OAM by Ethernet Destination Address (DA)..... | 78 |
| 8.17.4 | OAM by IP Address..... | 78 |
| 8.17.5 | OAM by VLAN Tag..... | 78 |
| 8.17.6 | SNMP Support..... | 78 |
| 8.18 | BRIDGING AND FILTERING..... | 79 |
| 8.18.1 | Bridge Filter Table Reset | 79 |
| 8.19 | ETHERNET MAC | 80 |
| 8.19.1 | PHY MII Management Block and MDIO Interface | 83 |
| 8.19.2 | Ethernet MAC Management Counters for RFC2819 RMON | 84 |
| 8.19.3 | Programmable Ethernet Destination Address Filtering..... | 85 |
| 8.20 | ETHERNET FRAME ENCAPSULATION | 86 |
| 8.20.1 | Transmit Packet Processor (Encapsulator) | 86 |
| 8.20.2 | Receive Packet Processor (Decapsulator) | 87 |
| 8.20.3 | GFP-F Encapsulation and Decapsulation..... | 89 |
| 8.20.4 | X.86 Encoding and Decoding | 94 |
| 8.20.5 | HDLC Encoding and Decoding..... | 96 |
| 8.20.6 | cHDLC Encoding And Decoding..... | 98 |
| 8.21 | CIR/CBS CONTROLLER..... | 99 |
| 9. | APPLICATIONS INFORMATION..... | 101 |

| | | |
|------------|--|------------|
| 9.1 | INTERFACING TO MAXIM T1/E1 TRANSCEIVERS | 101 |
| 9.2 | INTERFACING TO MAXIM T3/E3 TRANSCEIVERS | 103 |
| 10. | DEVICE REGISTERS..... | 105 |
| 10.1 | REGISTER BIT MAPS | 106 |
| 10.1.1 | <i>Global Register Bit Map</i> | 106 |
| 10.1.2 | <i>MAC Indirect Register Bit Map</i> | 131 |
| 10.2 | GLOBAL REGISTER DEFINITIONS..... | 141 |
| 10.2.1 | <i>Microport Registers</i> | 147 |
| 10.2.2 | <i>MAC 1 Interface Access Registers</i> | 152 |
| 10.2.3 | <i>MAC 2 Interface Access Registers</i> | 156 |
| 10.2.4 | <i>VLAN Control Registers</i> | 160 |
| 10.3 | ETHERNET INTERFACE REGISTERS | 164 |
| 10.3.1 | <i>WAN Extraction and Transmit LAN registers</i> | 164 |
| 10.3.2 | <i>Receive LAN Register Definitions</i> | 175 |
| 10.3.3 | <i>Bridge Filter Registers</i> | 188 |
| 10.4 | ARBITER REGISTERS..... | 189 |
| 10.4.1 | <i>Arbiter Register Bit Descriptions</i> | 189 |
| 10.5 | PACKET PROCESSOR (ENCAPSULATOR) REGISTERS | 230 |
| 10.6 | DECAPSULATOR REGISTERS | 236 |
| 10.7 | VCAT/LCAS REGISTERS..... | 245 |
| 10.7.1 | <i>Transmit VCAT Registers</i> | 245 |
| 10.7.2 | <i>VCAT Receive Register Description</i> | 252 |
| 10.8 | SERIAL INTERFACE REGISTERS | 265 |
| 10.8.1 | <i>Serial Interface Transmit and Common Registers</i> | 265 |
| 10.8.2 | <i>Serial Interface Transmit Register Bit Descriptions</i> | 265 |
| 10.8.3 | <i>Transmit Per Serial Port Register Description</i> | 269 |
| 10.8.4 | <i>Transmit Voice Port Register Description</i> | 270 |
| 10.8.5 | <i>Receive Per Serial Port Register Description</i> | 273 |
| 10.8.6 | <i>Receive Voice Port Register Description</i> | 274 |
| 10.8.7 | <i>MAC Registers</i> | 275 |
| 11. | FUNCTIONAL TIMING..... | 330 |
| 11.1 | FUNCTIONAL SPI INTERFACE TIMING | 330 |
| 11.1.1 | <i>SPI Transmission Format and CPHA Polarity</i> | 330 |
| 11.2 | FUNCTIONAL SERIAL INTERFACE TIMING | 333 |
| 11.3 | VOICE PORT FUNCTIONAL TIMING DIAGRAMS..... | 335 |
| 11.4 | MII/RMII AND GMII INTERFACES | 336 |
| 12. | OPERATING PARAMETERS | 339 |
| 12.1 | THERMAL CHARACTERISTICS..... | 341 |
| 12.2 | TRANSMIT AND RECEIVE GMII INTERFACE | 342 |
| 12.3 | TRANSMIT AND RECEIVE MII INTERFACE | 344 |
| 12.4 | TRANSMIT AND RECEIVE RMII INTERFACE | 346 |
| 12.5 | MDIO INTERFACE | 348 |
| 12.6 | TRANSMIT AND RECEIVE WAN INTERFACE..... | 349 |
| 12.7 | TRANSMIT AND RECEIVE VOICE PORT INTERFACE | 351 |
| 12.8 | DDR SDRAM INTERFACE..... | 353 |
| 12.9 | AC CHARACTERISTICS—MICROPROCESSOR BUS INTERFACE TIMING..... | 355 |
| 12.10 | JTAG INTERFACE | 362 |
| 13. | JTAG INFORMATION..... | 363 |
| 13.1 | JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION | 364 |
| 13.1.1 | <i>TAP Controller State Machine</i> | 364 |
| 13.2 | INSTRUCTION REGISTER..... | 367 |
| 13.2.1 | <i>SAMPLE:PRELOAD</i> | 367 |

| | | |
|------------|---|------------|
| 13.2.2 | <i>BYPASS</i> | 367 |
| 13.2.3 | <i>EXTEST</i> | 367 |
| 13.2.4 | <i>CLAMP</i> | 367 |
| 13.2.5 | <i>HIGHZ</i> | 367 |
| 13.2.6 | <i>IDCODE</i> | 367 |
| 13.3 | JTAG ID CODES..... | 368 |
| 13.4 | TEST REGISTERS..... | 368 |
| 13.4.1 | <i>Boundary Scan Register</i> | 368 |
| 13.4.2 | <i>Bypass Register</i> | 368 |
| 13.4.3 | <i>Identification Register</i> | 368 |
| 13.5 | JTAG FUNCTIONAL TIMING..... | 369 |
| 14. | PIN CONFIGURATION | 370 |
| 14.1 | DS33X162/X161/X82/X81/X42/X41 PIN CONFIGURATION—256-BALL CSBGA..... | 370 |
| 14.2 | DS33W41/DS33W11 PIN CONFIGURATION—256-BALL CSBGA | 371 |
| 14.3 | DS33X11 PIN CONFIGURATION—144-BALL CSBGA..... | 372 |
| 15. | PACKAGE INFORMATION | 373 |
| 15.1 | 256-BALL CSBGA, 17MM X 17MM (56-G6017-001) | 373 |
| 15.2 | 144-BALL CSBGA, 10MM X 10MM (56-G6008-003) | 374 |
| 16. | DOCUMENT REVISION HISTORY | 375 |

List of Figures

Figure 3-1. Standardized Ethernet Transport over Multiple T1/E1 Lines 14

Figure 3-2. Standardized Ethernet Transport over a Single T1/E1 Line 15

Figure 3-3. Remote IP DSLAM T1/E1 Trunk Card 16

Figure 6-1. Simplified Logical Block Diagram 20

Figure 7-1. 256-Ball, 17mm x 17mm CSBGA Pinout (DS33X162/X161/X82/X81/X42/X41) 31

Figure 7-2. 256-Ball, 17mm x 17mm CSBGA Pinout (DS33W41/DS33W11) 32

Figure 7-3. 144-Ball, 10mm x 10mm, CSBGA Pinout (DS33X11) 33

Figure 8-1. Clocking Diagram 38

Figure 8-2. Device Interrupt Information Flow Diagram 42

Figure 8-3. Forwarding Mode 1: Single Ethernet Port with Priority Forwarding 44

Figure 8-4. Forwarding Mode 2: One or Two Ethernet Port Forwarding with Scheduling 45

Figure 8-5. Forwarding Mode 3: Single Ethernet Port with LAN-VLAN Forwarding 46

Figure 8-6. Forwarding Mode 4: 1 Ethernet port with Port ID and LAN-VLAN Forwarding 47

Figure 8-7. Forwarding Mode 5: Full LAN-to-WAN and WAN-to-LAN VLAN Forwarding 48

Figure 8-8. IEEE 802.3 Ethernet Frame 60

Figure 8-9. Example Configuration of GMII Interface (DTE Mode Only) 62

Figure 8-10. Example Configuration as DTE connected to an Ethernet PHY in MII Mode 63

Figure 8-11. Example Configuration as a DCE in MII Mode 65

Figure 8-12. RMII Interface (DTE Mode Only) 66

Figure 8-13. IEEE 802.1Q and 802.1p Field Format 69

Figure 8-14. VLAN Q-in-Q Field Format 70

Figure 8-15. Differentiated Services Code Point (DSCP) Header Information 71

Figure 8-16. Supported Trapped Ethernet Frame Types 75

Figure 8-17. MII Management Frame 83

Figure 8-18. GFP-F NULL Encapsulated Frame Format 91

Figure 8-19. GFP-F LINEAR EXTENSION Encapsulated Frame Format 93

Figure 8-20. LAPS / X.86 Encapsulated Frame Format 94

Figure 8-21. HDCL Encapsulated Frame Format 97

Figure 8-22. cHDLC Encapsulated Frame Format 98

Figure 9-1. Interfacing with T1/E1 Transceivers 101

Figure 9-2. Example Functional Timing: DS2155 E1 Transmit-Side Boundary Timing 101

Figure 9-3. Example Functional Timing: DS2155 T1 Transmit-Side Boundary Timing 102

Figure 9-4. Example Functional Timing: DS2155 E1 Receive-Side Boundary Timing 102

Figure 9-5. Example Functional Timing: DS2155 T1 Receive-Side Boundary Timing 102

Figure 9-6. Interfacing with T3/E3 Transceivers 103

Figure 9-7. Example Functional Timing: DS3170 DS3 Transmit-Side Boundary Timing 103

Figure 9-8. Example Functional Timing: DS3170 DS3 Receive-Side Boundary Timing 104

Figure 11-1. SPI Serial Port Access For Read Mode, SPI_CPOL=0, SPI_CPHA = 0 330

Figure 11-2. SPI Serial Port Access For Read Mode, SPI_CPOL = 1, SPI_CPHA = 0 330

Figure 11-3. SPI Serial Port Access For Read Mode, SPI_CPOL = 0, SPI_CPHA = 1 331

Figure 11-4. SPI Serial Port Access For Read Mode, SPI_CPOL = 1, SPI_CPHA = 1 331

Figure 11-5. SPI Serial Port Access For Write Mode, SPI_CPOL = 0, SPI_CPHA = 0 331

Figure 11-6. SPI Serial Port Access For Write Mode, SPI_CPOL = 1, SPI_CPHA = 0 331

Figure 11-7. SPI Serial Port Access For Write Mode, SPI_CPOL = 0, SPI_CPHA = 1 332

Figure 11-8. SPI Serial Port Access For Write Mode, SPI_CPOL = 1, SPI_CPHA = 1 332

Figure 11-9. Transmit Serial Port Interface, without VCAT 333

Figure 11-10. Transmit Serial Port Interface with VCAT 333

Figure 11-11. Transmit Serial Port Interface, with Gapped Clock 333

Figure 11-12. Transmit Serial Port Interface with VCAT, early TSYNC (2 cycles) 334

Figure 11-13. Receive Serial Port Interface, without VCAT, rising edge sampling 334

Figure 11-14. Receive Serial Port Interface with VCAT, rising edge sampling 334

Figure 11-15. Receive Serial Port Interface with Gapped Clock (T1) 334

Figure 11-16. Transmit Voice Port Interface with PCM Octets 335

Figure 11-17. Receive Voice Port Interface with PCM Octets 335

Figure 11-18. GMII Transmit Interface Functional Timing 336

| | |
|---|-----|
| Figure 11-19. GMII Receive Interface Functional Timing | 336 |
| Figure 11-20. MII Transmit Functional Timing | 337 |
| Figure 11-21. MII Transmit Half Duplex with a Collision Functional Timing | 337 |
| Figure 11-22. MII Receive Functional Timing | 337 |
| Figure 11-23. RMII Transmit Interface Functional Timing | 338 |
| Figure 11-24. RMII Receive Interface Functional Timing | 338 |
| Figure 12-1. Transmit GMII Interface Timing | 342 |
| Figure 12-2. Receive GMII Interface Timing | 343 |
| Figure 12-3. Transmit MII Interface Timing | 344 |
| Figure 12-4. Receive MII Interface Timing | 345 |
| Figure 12-5. Transmit RMII Interface Timing | 346 |
| Figure 12-6. Receive RMII Interface Timing | 347 |
| Figure 12-7. MDIO Interface Timing | 348 |
| Figure 12-8. Transmit WAN Timing (Noninverted TCLK) | 349 |
| Figure 12-9. Receive WAN Timing (Noninverted RCLK) | 350 |
| Figure 12-10. Transmit Voice Port Interface Timing | 351 |
| Figure 12-11. Receive Voice Port Interface Timing | 352 |
| Figure 12-12. DDR SDRAM Interface Timing | 354 |
| Figure 12-13. Intel Bus Read Timing (MODE = 0) | 356 |
| Figure 12-14. Intel Bus Write Timing (MODE = 0) | 356 |
| Figure 12-15. Motorola Bus Read Timing (MODE = 1) | 357 |
| Figure 12-16. Motorola Bus Write Timing (MODE = 1) | 357 |
| Figure 12-17. Multiplexed Intel Bus Read Timing (MODE = 0) | 359 |
| Figure 12-18. Multiplexed Intel Bus Write Timing (MODE = 0) | 359 |
| Figure 12-19. Multiplexed Motorola Bus Read Timing (MODE = 1) | 360 |
| Figure 12-20. Multiplexed Motorola Bus Write Timing (MODE = 1) | 360 |
| Figure 12-21. SPI Interface Timing Diagram | 361 |
| Figure 12-22. JTAG Interface Timing | 362 |
| Figure 13-1. JTAG Functional Block Diagram | 363 |
| Figure 13-2. TAP Controller State Diagram | 366 |
| Figure 13-3. JTAG Functional Timing | 369 |

List of Tables

Table 1-1. Product Selection Matrix..... 9

Table 7-1. Detailed Pin Descriptions 21

Table 8-1. Clocking Options for the Ethernet Interface 37

Table 8-2. Software Reset Functions 39

Table 8-3. Block Enable Functions 40

Table 8-4. Forwarding Modes Supported by Device 49

Table 8-5. Maximum Number of T3/E3 Lines Per Encapsulator (DS33X162 and DS33X82 Only) 51

Table 8-6. VCAT/LCAS Control Frame for T1/E1..... 53

Table 8-7. VCAT/LCAS Control Frame for T3/E3..... 54

Table 8-8. Configuration Recommendations for Maximum Frame Length..... 61

Table 8-9. Selection of MAC Interface Modes for Port 1 61

Table 8-10. Selection of MAC Interface Modes for Port 2 61

Table 8-11. MII Mode Options 64

Table 8-12. Example Priority Table Configuration for DSCP 72

Table 8-13. Example Priority Table Configuration for PCP 73

Table 8-14. MAC Control Registers 81

Table 8-15. MAC Status Registers 81

Table 8-16. MAC Counter Registers..... 82

Table 8-17. GFP Type/tHEC Field (Payload Header) Definition 89

Table 8-18. GFP UPI Definitions 89

Table 8-19. Example GFP Type + tHEC Values 90

Table 8-20. GFP CID/Spare/eHEC (Extension Header) Field Definition..... 92

Table 8-21. Example CID + Spare + eHEC Values 92

Table 8-22. Credit Threshold Settings with Resulting Bandwidths..... 100

Table 10-1. Register Address Map 105

Table 10-2. Global Register Bit Map..... 106

Table 10-3. MAC Indirect Register Bit Map 131

Table 10-4. Default GL.IDR Values 141

Table 10-5. Valid Conditions for MPL > 2048..... 182

Table 12-1. Recommended DC Operating Conditions 339

Table 12-2. DC Electrical Characteristics 340

Table 12-3. Thermal Characteristics..... 341

Table 12-4. Transmit GMII Interface..... 342

Table 12-5. Receive GMII Interface..... 343

Table 12-6. Transmit MII Interface..... 344

Table 12-7. Receive MII Interface..... 345

Table 12-8. Transmit RMII Interface 346

Table 12-9. Receive RMII Interface 347

Table 12-10. MDIO Interface 348

Table 12-11. Transmit WAN Interface 349

Table 12-12. Receive WAN Interface 350

Table 12-13. Transmit Voice Port Interface 351

Table 12-14. Receive Voice Port Interface 352

Table 12-15. DDR SDRAM Interface 353

Table 12-16. Parallel Microprocessor Bus..... 355

Table 12-17. Multiplexed Microprocessor Bus 358

Table 12-18. SPI Microprocessor Bus Mode 361

Table 12-19. JTAG Interface 362

Table 13-1. Instruction Codes for IEEE 1149.1 Architecture..... 367

Table 13-2. ID Code Structure..... 368

1. Detailed Description

The DS33X162 family of devices provide interconnection and mapping functionality between Ethernet Systems and WAN Time-Division Multiplexed (TDM) systems such as T1/E1/J1, HDSL, T3/E3, and SONET/SDH. The device is composed of up to two 10/100/1000 Ethernet MACs, up to 16 Serial Ports, a Arbiter, GFP-F /HDLC/cHDLC/X.86 (LAPS) Mappers, a DDR SDRAM interface, and control ports. Ethernet traffic is encapsulated with GFP-F, HDLC, cHDLC, or X.86 (LAPS) to be transmitted over the WAN Serial Interfaces. The WAN Serial Interfaces also receive encapsulated Ethernet frames and transmit the extracted frames over the Ethernet ports. The LAN frame interface consists of Ethernet interfaces using one of two physical layer protocols. It can be configured with up to two 10/100Mbps MII/RMII ports or a single GbE GMII port. The WAN Serial Interface can be configured for up to eight serial data streams at up to 52Mbps each, or 16 serial data streams at up to 2.5Mbps each. The Serial Interfaces can be seamlessly connected to the Maxim T1/E1/J1 Framers, Line Interface Units (LIUs), and Single-Chip Transceivers (SCTs). The WAN interfaces can also be seamlessly connected to the Maxim T3/E3/STS-1 Framers, LIUs, and SCTs to provide T3, E3, or STS1 connectivity.

Microprocessor control can be accomplished through a 8-bit Micro controller port or SPI Bus. The device has a 125MHz DDR SDRAM controller and interfaces to a 32-bit wide 256Mb DDR SDRAM via a 16-bit data bus. The DDR SDRAM is used to buffer data from the Ethernet and WAN ports for transport.

The power supplies consist of a 1.8V core supply, a 2.5V DDR SDRAM supply, and 3.3V I/O supply. The DDR interface also requires a 1.25V reference voltage that can be obtained through a resistor-divider network.

Table 1-1. Product Selection Matrix

| Ordering Number | Ethernet Ports | TDM Ports | Voice Ports | VLAN Forwarding Support | Supported Forwarding Modes | WAN Groups (VCGs) | µP Control | Package |
|-----------------|----------------------|-----------|-------------|-------------------------|----------------------------|-------------------|-----------------|----------------|
| DS33X11+ | 1 10/100/GbE | 1 | 0 | No | 2 | 1 | SPI | 10mm 144 CSBGA |
| DS33W11+ | 1 10/100/GbE | 1 | 1 | No | 2 | 1 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X41+ | 1 10/100/GbE | 4 | 0 | No | 2 | 1 | SPI or Parallel | 17mm 256 CSBGA |
| DS33W41+ | 1 10/100/GbE | 4 | 1 | No | 1, 2, 3 | 1 & 3 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X42+ | 2 10/100 or 1 GbE | 4 | 0 | Yes | 1, 2, 3, 5 | 1 & 3 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X81+ | 1 10/100/GbE | 8 | 0 | No | 2 | 1 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X82+ | 2 10/100 or 1 GbE | 8 | 0 | Yes | 1, 2, 3, 4, 5 | 1, 2, 3, 4 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X161+ | 1 10/100/GbE | 16 | 0 | No | 2 | 1 | SPI or Parallel | 17mm 256 CSBGA |
| DS33X162+ | 2 10/100 or 1 GbE | 16 | 0 | Yes | 1, 2, 3, 4, 5 | 1, 2, 3, 4 | SPI or Parallel | 17mm 256 CSBGA |

2. Feature Highlights

2.1 General

- 17mm 256 pin CSBGA Package (DS33X162/X161/X82/X81/X41/W41/W11)
- 10mm 144 pin CSBGA Package (DS33X11)
- 1.8V, 2.5V, 3.3V supplies
- IEEE 1149.1 JTAG boundary scan
- Software access to device ID and silicon revision
- Development support includes evaluation kit, driver source code, and reference designs

2.2 VCAT/LCAS Link Aggregation (Inverse Multiplexing)

- Link aggregation for up to 16 links per ITU-T G.7043/G.7042
- Up to 16 members per VCG
- 4 VCGs for the DS33X162/X82, 2 VCGs for the DS33X42, 1 VCG for the DS33X161/X81/X41/W41
- Differential delay compensation for up to 200 ms among members of a VCG
- Receive and Transmit are independent (asymmetry support)
- User programmable configuration of WAN ports used for VCG
- Supports Virtual Concatenation of up to 8 T3/E3 or 16 T1/E1
- VCAT/LCAS link aggregation not available in the DS33X11 and DS33W11

2.3 HDLC

- Up to 4 HDLC Controller Engines
- Compatible with polled or interrupt driven environments
- Supports Bit stuffing/destuffing without Address/Control/PID fields
- Programmable FCS insertion and extraction, with removal of payload FCS
- 16-bit or 32-bit FCS, with support for FCS error insertion
- Programmable frame size limits (Minimum 64 bytes and maximum 2016 bytes)
- Selectable self-synchronizing $X^{43}+1$ frame scrambling/descrambling
- Separate valid and invalid frame counters
- Programmable inter-frame fill for transmit HDLC
- Supports Transparency Processing and Abort Sequence
- Programmable frame filtering for FCS errors, aborts, or frame length errors

2.3.1 cHDLC

- Bit stuffing with Address/Control/PID/FCS fields
- Programmable Interframe fill length.
- Transparency processing
- Counters: Number of received valid frames and erred frames
- Incoming Frame Discard due to FCS error, abort or frame length longer than preset max.
- The default maximum frame length is associated with the maximum PDU length of MAC frame
- Extract SLARP for external processor interpretation

2.4 GFP-F

- GFP Frame mode per ITU-T G.7041
- GFP idle frame insertion and extraction
- Supports Null and Linear headers
- cHEC based frame delineation
- $X^{43} + 1$ payload and Barker Sequence scrambling/descrambling
- CSF frame generation and detection
- Error detection over core header and type headers
- Programmable CRC-32 generation and verification

2.5 X.86 Support

- Encapsulation Per ITU-T X.86 (Link Access Procedure for SONET/SDH), with 32 bit FCS
- Transmit Transparency processing - 7E is replaced by 7D, 5E
- Transmit Transparency processing – 7D replaced by 7D, 5D
- Receive rate adaptation (7D, DD) removal.
- Receive Transparency processing - 7D, 5E is replaced by 7D
- Receive Transparency processing – 7D, 5D is replaced by 7D
- Receive Abort Sequence - frame is dropped if 7D7E is detect
- Selectable self-synchronizing $X^{43} + 1$ frame scrambling/descrambling
- Counters: Number of received valid frames and erred frames
- Frame filtering due to bad Address/Control/SAPI, FCS error, abort, or frame length errors

2.6 DDR SDRAM Interface

- 16-bit wide data bus with dual edge transfers and Auto Refresh Timing
- Designed to interface with 256Mbit JEDEC JESD79D compliant DDR SDRAMs with a 16-bit data bus
- Addressable memory range up to 256 Mbits
- JESD79D compliant device sizes other than 256 Mbits may be used, limited to 256 Mbit utilization
- Compatible with DDR266+
- SDRAM Interface Clock output of 125MHz
- Direct connection to external DDR SDRAM (P2P Mode Support)
- Example devices: Micron MT46V16M16, Samsung K4H561638F and Hynix HY5DU561622CF

2.7 MAC Interfaces

- Two E/FE MAC ports with MII/RMII or one GbE port with GMII.
- 10Mbps/100Mbps/1000Mbps Data rates
- Configurable for DTE or DCE mode
- Facilitates auto-negotiation by host microprocessor
- Programmable half and full-duplex modes
- Flow control per 802.3 half-duplex (back-pressure) and full-duplex (pause) modes
- Auto Negotiation for Rates and duplex modes
- Programmable max MAC frame Lengths up to 2016 Bytes for E/FE, 12KB for GbE.
- Minimum MAC frame length: 64 bytes
- Discards frames larger than the max MAC frame size, Runt, non-octet bounded, or bad-FCS frames upon reception
- Programmable threshold for SDRAM queues to initiate flow control, with status indication
- Terminal and Facility Loopbacks at MAC port (without SA/DA swapping)
- Ethernet management interface (MDIO)
- Supports all applicable RMON (RFC2819) 32 bit counters with saturation at max count.
- Configurable for promiscuous mode and broadcast-discard mode.

2.7.1 Ethernet Bridging for 10/100

- 4K Address and VLAN ID lookup table for Learning and Filtering
- Programmable Aging between 1 to 300 seconds in 1 second intervals

2.7.2 Ethernet Traffic Classification

- Ingress Classification according to Ethernet COS
- Programmable class map to 4 queues for each Ethernet port

2.7.3 Ethernet Bandwidth Policing

- Bandwidth Policing with programmable CIR/CBS on Ethernet Ingress direction.
- Bandwidth Policing based on a per port basis.
- Programmable IEEE 802.3 Pause flow control or discard based on CIR/CBS
- Programmable Non-conforming Ethernet frame discard based on CIR/CBS
- See Section 8.21 for details on the granularity of CIR/CBS.

2.7.4 Ethernet Traffic Scheduling

- Programmable scheduler for Ethernet flows toward PDH port(s):
 - Strict priority, or
 - Weighted Queuing

2.7.5 Connection Endpoints

- Connection between Ethernet port(s) and Serial(s) based on
 - Ethernet side:
 - per Ethernet port, or
 - per VLAN ID (sub-interface)
 - Priority (VLAN PCP or DSCP)
 - WAN side (Serial):
 - per Serial port, or
 - per VCG bundle

2.7.6 Virtual Connection

- Each connection configured for bi-directional flow with selected encapsulation.

2.7.7 Connection and Aggregation

- Forwarding between Endpoints based on the following options:
 - Per Ethernet port ← → per serial port or per VCG
 - Per VLAN ID ← → per Serial port or port VCG
- VLAN Forwarding supported only in the DS33X42, DS33X82, and DS33X162

2.7.8 Ethernet Control Frame Processing

- Control Frames, except PAUSE and OAM, shall be forwarded without processing.
- PAUSE and OAM frames can be programmed to be intercepted, discarded or forwarded.

2.7.9 Q-in-Q

- Programmable Carrier VLAN tag insertion.

2.8 Serial Ports

- Four, Eight or Sixteen Serial ports with Synchronous Clock/Data at 128kbps to 52MHz.
- Independently clock inputs for RX and TX operations on the per port bases.
- Input clock supports either continuous or gapped clock
- Seamless interconnect with Maxim LIU/Framer/Transceiver devices for T1/E1/J1, and T3/E3
- Terminal and Facility Loopbacks per port

2.8.1 Voice Ports

- The DS33W41 supports up to four voice ports; DS33W11 supports one voice port
- Each voice port supports up to 16 DS0s of voice to be multiplexed with Ethernet traffic
- Devices supporting voice input are restricted to T1/E1 WAN data rates

2.9 Microprocessor Interface

- Selectable 8-bit Parallel or SPI Serial data bus
- Multiplexed/Non-multiplexed Intel and Motorola Timing Modes
- Internal software reset and External Hardware reset input pin
- Global interrupt output pin

2.10 Slave Serial Peripheral Interface (SPI) Features

- Four-signal synchronous serial data link operating in full duplex slave mode up to 10Mbps
- Direct connection and fully compliant to popular communication processors such as MPC8260 and microcontrollers such as M68HC11

2.11 Test and Diagnostics

- IEEE 1149.1 Support
- Diagnostic Loopbacks

2.12 Specifications Compliance


The DS33X162 family of products adhere to the applicable telecommunications standards. The following list provides the specifications and relevant sections.

- IEEE:** 802.3-2002, CSMA/CD access method and physical layer specifications.
802.1D (1998): MAC Bridge
802.1Q (1998): Virtual LANs
802.1v-2001: VLAN Classification by Protocol and Port
802.1ag: Ethernet OAM (extract/insert support)
802.3ah: Ethernet First Mile (OAM extract/insert support)
- IETF:** RFC1662, PPP in HDLC-like Framing
RFC2615, PPP over SONET/SDH
RFC2918, RMON MIB (Hardware counters, extract/insert support)
- ITU-T:** X.86 Ethernet over LAPS
G.707 Network node interface for the synchronous digital hierarchy (SDH)
G.7041 Generic Framing Procedure (GFP) (12/2001)
G.7042 LCAS for VCAT signal (02/2004)
G.7043 VCAT of PDH signals (07/2004)
G.8040 GFP over PDH
Y.1303 Framed GFP
Y.1323 Ethernet over LAPS
Y.1731 Ethernet OAM (extract/insert support)
- ANSI:** T1X1/2000-0243R Generic Framing Procedure
- Other:** RMII: Industry Implementation Agreement for "Reduced MII Interface," Sept 1997

3. Applicable Equipment Types

- ◆ Bonded Transparent LAN Service
- ◆ LAN Extension
- ◆ Ethernet Delivery over T1/E1/J1, T3/E3, xDSL, V.35/Optical


Figure 3-1. Standardized Ethernet Transport over Multiple T1/E1 Lines



SOLUTION ADVANTAGES:

- Up to 200ms of Differential Delay Tolerance, with VCAT/LCAS (ITU-T G.7042/G.7043) Link Aggregation
- Ethernet Transport Over Up to 16 T1/E1s or 8 DS3s with QoS and Ethernet OAM Capability!
- No Data Path Code Development Required!
- Committed Information Rate (CIR) Controller Can Be Used to Throttle Subscriber Bandwidth Usage!
- GFP, HDLC, LAPS, or cHDLC Encapsulation
- Advanced Forwarding Modes Allow Use of VLAN or Priority for Physical Port Assignment of Frames


Figure 3-2. Standardized Ethernet Transport over a Single T1/E1 Line



SOLUTION ADVANTAGES:

- **Ethernet Transport Over Single or Fractional E1/T1 with QoS and Ethernet OAM Capability!**
- **Flexible Fractional E1/T1 (Nx64kbps in Any DS0s) Support, Using DS26521 Channel Blocking**
- **No Data Path Code Development Required!**
- **GFP, HDLC, LAPS, or cHDLC Encapsulation**
- **Solution Extends Easily to DS3/E3**

Figure 3-3. Remote IP DSLAM T1/E1 Trunk Card



SOLUTION ADVANTAGES:

- **Standards Compliant Ethernet Transport Over Multiple E1/T1 Links**
- **QoS and Ethernet OAM Capability!**
- **No Data Path Code Development Required!**
- **GFP, HDLC, LAPS, or cHDLC Encapsulation**
- **Cost-Optimized Ethernet Transport**
- **Solution Extends Easily to DS3/E3**

4. Acronyms & Glossary

- CLE - Customer Located Equipment.
- CoS - Class of Service, 802.1Q defined three User priority bits in Tag control Info Field.
- DCE - Data Communication Interface.
- DSCP - Diff Serve Code Point, IETF defined six bits in the IP ToS field.
- DTE - Data Terminating Interface.
- EoPDH - Ethernet over PDH. Ethernet encapsulated in HDLC or GFP, transported via one or more PDH lines.
- EoPoS - Ethernet transport over PDH over SONET/SDH. Maintaining a PDH framing layer enables re-use of existing Ethernet-over-SSONET/SDH and PDH-over-SONET/SDH equipment for delivering Ethernet services.
- EoS – Ethernet over SONET/SDH.
- FCS - Frame Check Sequence.
- Frame – A Layer-2 Protocol Data unit. (In general, Layer 2 frames carry Layer 3 packets).
- Gapped Clock - Non-continuous clock used to strobe the associated synchronous Data at certain times.
- HDLC - High Level Data Link Control.
- LAN - Local Area Network. Usually used to refer to a local Ethernet segment.
- MAC - Media Access Control. Lowest Digital Layer of Protocol Stack. Performs Framing, Sequencing, and Addressing.
- MII - Media Independent Interface. One type of data bus between the physical layer (PHY) and the MAC.
- Packet – A Layer 3 Protocol Data unit.
- PDH - Plesiochronous Digital Hierarchy. The existing telephone network’s “last mile.” Primarily T1/E1 lines.
- PHY - A device that interfaces an OSI logical layer to a physical media (Cat-5, twisted-pair, etc.). In this document, interfaces an Ethernet MAC to copper or fiber.
- RMII - Reduced Media Independent Interface.
- VID- Virtual LAN Identifier.
- VCAT - Virtual Concatenation. Used in conjunction with the Link Capacity Adjustment Scheme for transporting Ethernet over bonded PDH or SDH/SONET tributaries.
- WAN - Wide Area Network. Typically T1(DS1), E1, T3(DS3), E3, or xDSL.

5. Designing with the DS33X162 Family of Devices

The DS33X162 family of products provide the required flexibility and complexity to meet the needs of a very broad range of applications. Although typical applications using these devices are very complex and each application has a unique set of needs, most application developments follow a predictable set of steps:

1. Identification of Application Requirements
2. Device Selection
3. Ancillary Device Identification
4. Circuit Design
5. Board Layout
6. Software Development
7. Production

5.1 Identification of Application Requirements

The designer of an application using one of the devices in the DS33X162 product line should begin by answering several high-level questions.

The solutions to these questions, in conjunction with referencing Table 1-1, will lead to a proper device selection:

How many and what type of TDM links are needed?

How does data need to move between the various interfaces of the mapping device?

What traffic prioritization methodologies will be needed?

How many Ethernet ports are needed?

Is direct multiplexing of PCM encoded voice traffic a requirement.

5.2 Device Selection

The answer to “How many and what type of TDM links are needed?” will normally narrow the selection to devices that contain at least that many ports. For example, if 16 E1 links are required, the applicable solutions are the DS33X161 and DS33X162. If 4 DS-3 links are required, the applicable solutions are the DS33X41, DS33X42, DS33X81, DS33X82, DS33X161, and DS33X162.

The answer to “How does data need to move between the various interfaces of the mapping device?” will usually further narrow the selection. The path any given frame takes through the device can be determined by the contents of the frame, the port of entry, the user configured WAN Connections, and the user configured Forwarding Mode. Note that all devices in the product family allow insertion and extraction of frames for inspection, (including ITU-T Y.1731 OAM frames) by the host microprocessor, based on a number of conditions outlined in Section 8.17

If traffic flow is to be governed by VLAN tag information, the choices are narrowed to only those devices that support VLAN forwarding: DS33X42, DS33X82, and DS33X162. If ingress traffic is to be segregated by VLAN ID or DSCP Priority into separate WAN flows, the available number of WAN Groups in Table 1-1 should be considered. Several *Forwarding Modes* govern the flow of frames through the device. See Table 8-4 in Section 8.9 for more information.

5.3 Ancillary Device Selection

All devices in the product family require an external DDR SDRAM for operation. The user must select a JEDEC JESD79D compliant DDR SDRAM. DDR 266 or faster may be used. The recommended size is 256 Mbit (4 Meg x 16 x 4 banks), although it is possible to use other sizes (see Section 5.4). P2P operation is supported, and 0-ohm series termination is possible with proper PCB layout.

All devices in the product family require an external microprocessor for configuration and status monitoring. Because the DS33X162 family of devices are designed to require only a minimal amount of processor support, an inexpensive microcontroller can normally be used. In applications which make extensive use of the support for higher-layer protocols may require additional protocol processing capability, microprocessor selection can normally be determined by evaluating the management frame processing requirements of the particular application. All devices in the product family are designed to support both polled and interrupt-driven environments. Microprocessor control is possible through the 8-bit parallel control port or SPI Slave port. More information on microprocessor control is available in Section 8.1. Note that the parallel bus is not available in the 144 pin DS33X11, and the SPI Slave port must be used for processor control.

Depending on the application, external PDH framers and LIUs may be required. Maxim offers a broad range of framers, LIUs, and single-chip transceivers compatible with the DS33X162 family of products.

The Ethernet interface will normally be connected to an external Ethernet PHY or Ethernet switch device. Many commercially-available products are available and will seamlessly interface with the device's MII, RMII, or GMII options.

Several external clock sources are required for proper operation. See Section 8.3 for more information.

5.4 Circuit Design

Note that all devices except the DS33X11, DS33W11, and DS33W41 share a common footprint. This is intended to make it very easy to design a circuit that easily scales from 4 to 16 WAN ports with alternate assembly BOMs. When designing a PCB for 4 or 8 ports, care should be taken to tie the unused input pins for serial ports 5-16 or 9-16 to ground. This will allow for use of the higher density device for prototype purposes. Care should be taken that outputs from the DS33X162 family device that are present in the high-port count option but not in the low port-count option may potentially leave inputs on other devices floating, and should be pulled appropriately to a known voltage.

The device's DDR SDRAM interface is designed to use a JESD79D 256 Mbit (4 Meg x 16 x 4 bank) DDR SDRAM with a 16 bit data bus. If a larger DDR SDRAM must be used, the lowest 13 address lines (A0-A12) should be used, and care should be taken to ground any unused address inputs on the DDR SDRAM. Note that in such a case, only 256 Mbits are addressable by the device. If a smaller JESD79D DDR SDRAM is to be used (such as the 128 Mbit MT46V8M16), the unused address outputs should be left unconnected, and care should be taken in software to keep the starting and ending addresses of each queue within the same memory bank. In all cases, P2P operation is supported, and 0 Ω series termination is possible with proper PCB layout.

5.5 Board Layout


The DDR SDRAM interface has particularly stringent layout requirements. Traces should have matched impedances, be of equal length, and should not have stubs. Refer to the DDR SDRAM's data sheet for more information. Supply decoupling should be placed as close to the device as possible.

5.6 Software Development

All devices in the product family have a common register set. An example initialization sequence is shown in Section 8.5. Software drivers and demonstration kit software are both available from Maxim. Go to www.maxim-ic.com/support for the latest information.

6. Block Diagrams

Figure 6-1. Simplified Logical Block Diagram



7. Pin Descriptions

7.1 Pin Functional Description

Note that all digital pins are inout pins in JTAG mode. This feature increases the effectiveness of board level ATPG patterns.

Table 7-1. Detailed Pin Descriptions

| NAME | PACKAGE PINS | | TYPE | FUNCTION |
|----------------------------|--------------|-----|------|--|
| | 256 | 144 | | |
| MICROPROCESSOR PORT | | | | |
| A0 | K10 | — | I | Address Bit 0. Address bit 0 of the microprocessor interface. Least Significant Bit. Note that the parallel bus is not available in the 144 pin DS33X11, and the SPI Slave port must be used for processor control. |
| A1 | L9 | — | I | Address Bit 1. Address bit 1 of the microprocessor interface. |
| A2 | K11 | — | I | Address Bit 2. Address bit 2 of the microprocessor interface. |
| A3 | L10 | — | I | Address Bit 3. Address bit 3 of the microprocessor interface. |
| A4 | K13 | — | I | Address Bit 4. Address bit 4 of the microprocessor interface. |
| A5 | L11 | — | I | Address Bit 5. Address bit 5 of the microprocessor interface. |
| A6 | K12 | — | I | Address Bit 6. Address bit 6 of the microprocessor interface. |
| A7 | L12 | — | I | Address Bit 7. Address bit 7 of the microprocessor interface. |
| A8 | G10 | — | I | Address Bit 8. Address bit 8 of the microprocessor interface. |
| A9 | L13 | — | I | Address Bit 9. Address bit 9 of the microprocessor interface. |
| A10 | G11 | — | I | Address Bit 10. Address bit 10 of the microprocessor interface. |
| D0/ SPI_MISO | K6 | J4 | IOz | Data Bit 0. Bi-directional data bit 0 of the microprocessor interface. Least Significant Bit. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$. SPI_MISO (SPI_SEL=1). SPI Serial Data Output (Master-in Slave-Out). |
| D1/ SPI_MOSI | L6 | K4 | IOz | Data Bit 1. Bi-directional data bit 1 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$. SPI_MOSI (SPI_SEL=1). SPI Serial Data Input (Master-out Slave-in) |
| D2/ SPI_CLK | K7 | L4 | IOz | Data Bit 2. Bi-directional data bit 2 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$. SPI_CLK (SPI_SEL=1). SPI Serial Clock Input. |
| D3 | L7 | — | IOz | Data Bit 3. Bi-directional data bit 3 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$. |
| D4 | K8 | — | IOz | Data Bit 4. Bi-directional data bit 4 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$. |

| NAME | PACKAGE PINS | | TYPE | FUNCTION |
|-------------------------------|--------------|-----|------|--|
| | 256 | 144 | | |
| D5/ SPI_SWAP | L8 | J5 | IOz | <p>Data Bit 5. Bi-directional data bit 5 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$.</p> <p>SPI_SWAP (SPI_SEL=1). Controls the address and data bit order of the SPI interface. The R/W and B bit positions do not change.</p> <p>0 = LSB is transmitted and received first. The resulting bit order is: R/W, A7, A8, A9, A10, A11, A12, A13, A0, A1, A2, A3, A4, A5, A6, Burst, D0, D1, D2, D3, D4, D5, D6, D7...</p> <p>1 = MSB is transmitted and received first. The resulting bit order is: R/W, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0, Burst, D7, D6, D5, D4, D3, D2, D1, D0...</p> |
| D6/ SPI_CPHA | K9 | K5 | IOz | <p>Data Bit 6. Bi-directional data bit 6 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$.</p> <p>SPI_CPHA (SPI_SEL=1). When in SPI mode, setting this bit to 1 inverts the phase of the clock signal on SPICK. See Section 2.10 for detailed timing and functionality information. Default setting is low.</p> |
| D7/ SPI_CPOL | M9 | L5 | IOz | <p>Data Bit 7. Bi-directional data bit 7 of the microprocessor interface. Not driven when $\overline{CS}=1$ or $\overline{RST}=0$.</p> <p>SPI_CPOL (SPI_SEL=1). When in SPI mode, setting this bit to 1 inverts the clock signal on SPICK. See Section 2.10 for detailed timing and functionality information. Default setting is low.</p> |
| \overline{CS} | J8 | J3 | I | <p>Chip Select. This pin must be taken low for read/write operations. When \overline{CS} is high, the $\overline{RD}/\overline{DS}$ and \overline{WR} signals are ignored.</p> |
| $\overline{RD}/\overline{DS}$ | J9 | — | I | <p>Read Data Strobe (Intel Mode). The device drives the data bus with the contents of the addressed register while \overline{RD} and \overline{CS} are both low.</p> <p>Data Strobe (Motorola Mode). Used to latch data through the microprocessor interface. \overline{DS} must be low during read and write operations.</p> |
| $\overline{WR}/\overline{RW}$ | J10 | — | I | <p>Write (Intel Mode). The device captures the contents of the data bus on the rising edge of \overline{WR} and writes them to the addressed register location. \overline{CS} must be held low during write operations.</p> <p>Read Write (Motorola Mode). Used to indicate read or write operation. \overline{RW} must be set high for a register read cycle and low for a register write cycle.</p> |
| ALE | J7 | — | I | <p>Address Latch Enable. This signal is used to internally latch an address, allowing multiplexing of the parallel interface address and data lines. When ALE is high, the values of the A[10:0] pins are used for read/write operations. On the falling edge of ALE, the values of the A[10:0] pins are latched internally, and the latched value is used for read/write operations until the next rising edge of ALE. ALE should be tied high for non-multiplexed address systems.</p> |
| MODE | J12 | — | I | <p>Mode. Selects $\overline{RD}/\overline{WR}$ or \overline{DS} strobe mode.</p> <p>0 = Read/Write Strobe Mode 1 = Data Strobe Mode</p> |
| \overline{INT} | J11 | G5 | Oz | <p>Interrupt Output. Outputs a logic zero when an unmasked interrupt event is detected. \overline{INT} is de-asserted when all interrupts have been acknowledged and serviced. Active low. Inactive state is configured with the GL.CR2.INTM bit.</p> |
| SPI_SEL | J16 | — | I | <p>Parallel/SPI Interface Select</p> <p>0 = Parallel Interface 1 = SPI Interface Selected</p> |

| NAME | PACKAGE PINS | | TYPE | FUNCTION |
|---|---|---|------|---|
| | 256 | 144 | | |
| GMII/MII/RMII PORT | | | | |
| TXD[0]/TXD1[0], TXD[1]/TXD1[1], TXD[2]/TXD1[2], TXD[3]/TXD1[3], TXD[4]/TXD2[0], TXD[5]/TXD2[1], TXD[6]/TXD2[2], TXD[7]/TXD2[3] | J13, K15, J15, H13, N15, P15, R15, T15 | J8, J9, H8, H9, L8, K8, L9, K9 | O | <p>Transmit Data 0 through 7(GMII Mode). TXD[0:7] is presented synchronously with the rising edge of TX_CLK1. TXD[0] is the least significant bit of the data. When TX_EN1 is low the data on TXD should be ignored.</p> <p>MAC 1 Transmit Data 0 through 3(MII Mode – TXD1[0:3]). Four bits of data TXD1[0:3] presented synchronously with the rising edge of TX_CLK1.</p> <p>MAC 1 Transmit Data 0 through 1(RMII Mode – TXD1[0:1]). Two bits of data TXD1[0:1] presented synchronously with the rising edge of TX_CLK1.</p> <p>MAC 2 Transmit Data 0 through 3(MII Mode– TXD2[0:3]). Four bits of data TXD2[0:3] presented synchronously with the rising edge of TX_CLK2. Note that TXD2[0:3] is only available on devices with two Ethernet ports.</p> <p>MAC 2 Transmit Data 0 through 1(RMII Mode– TXD2[0:1]). Two bits of data TXD2[0:1] presented synchronously with the rising edge of TX_CLK2. Note that TXD2[0:1] is only available on devices with two Ethernet ports.</p> |
| RXD[0]/RXD1[0], RXD[1]/RXD1[1], RXD[2]/RXD1[2], RXD[3]/RXD1[3], RXD[4]/RXD2[0], RXD[5]/RXD2[1], RXD[6]/RXD2[2], RXD[7]/RXD2[3] | G14, F13, F14, H14, N16, M16, L15, K16 | J10, J11, H10, H11, L10, L11, K10, K11 | I | <p>MAC 1 Receive Data 0 through 7(GMII Mode). Eight bits of received data, sampled synchronously with the rising edge of RX_CLK. For every clock cycle, the PHY transfers 8 bits to the device. RXD[0] is the least significant bit of the data. Data is not considered valid when RX_DV is low.</p> <p>MAC 1 Receive Data 0 through 3(MII Mode – RXD1[0:3]). Four bits of received data, sampled synchronously with RX_CLK1. Accepted when RX_CRS1 is asserted.</p> <p>MAC 1 Receive Data 0 through 1(RMII Mode – RXD1[0:1]). Two bits of received data, sampled synchronously with RX_CLK1. Accepted when RX_CRS1 is asserted.</p> <p>MAC 2 Receive Data 0 through 3(MII Mode – RXD2[0:3]): Four bits of received data, sampled synchronously with RX_CLK2. Accepted when RX_CRS2 is asserted.</p> <p>MAC 2 Receive Data 0 through 1(RMII Mode – RXD2[0:1]). Two bits of received data, sampled synchronously with RX_CLK2. Accepted when RX_CRS2 is asserted.</p> |
| RX_CLK1, RX_CLK2 | G16, N13 | J12 | IO | <p>Receive Clock 1 (GMII). 125MHz clock. This clock is used to sample the RXD[7:0] data.</p> <p>Receive Clock 1 (MII). Timing reference for RX_DV, RX_ERR and RXD[3:0], which are clocked on the rising edge. RX_CLK frequency is 25MHz for 100Mbps operation and 2.5MHz for 10Mbps operation. In DTE mode, this is a clock input provided by the PHY.</p> <p>Receive Clock 2 (MII Only). Timing reference for RX_DV2, RX_ERR2 and RXD2[3:0], which are clocked on the rising edge. RX_CLK2 frequency is 25MHz for 100Mbps operation and 2.5MHz for 10Mbps operation. In DTE mode, this is a clock input provided by the PHY. Note that RX_CLK2 is only available on devices with two Ethernet ports.</p> |
| TX_CLK1, TX_CLK2 | M15, T16 | L12 | IO | <p>Transmit Clock 1 (MII). Timing reference for TX_EN1 and TXD1[3:0]. The TX_CLK1 frequency is 25MHz for 100Mbps operation and 2.5MHz for 10Mbps operation. In DTE mode, this is a clock input provided by the PHY. Sourced from REF_CLK Input.</p> <p>Transmit Clock 2 (MII Only). Timing reference for TX_EN2 and TXD2[3:0]. The TX_CLK2 frequency is 25MHz for 100Mbps operation and 2.5MHz for 10Mbps operation. In DTE mode, this is a clock input provided by the PHY. Note that TX_CLK2 is only available on devices with two Ethernet ports. Sourced from REF_CLK Input.</p> |

| NAME | PACKAGE PINS | | TYPE | FUNCTION |
|---------------------|--------------|-----|------|--|
| | 256 | 144 | | |
| TX_EN1, TX_EN2 | K14, P16 | F8 | O | <p>Transmit Enable 1 (GMII). When this signal is asserted, the data on TXD[7:0] is valid.</p> <p>Transmit Enable 1, 2 (MII/RMII). In MII mode, this pin is asserted high when data TXD[3:0] is being provided by the device. In RMII mode, this pin is asserted high when data TXD[1:0] is being provided by the device. The signal is deasserted prior to the first nibble of the next frame. This signal is synchronous with the rising edge TX_CLK. It is asserted with the first bit of the preamble.</p> <p>Note that TX_EN2 is only available on devices with two Ethernet ports. Unused output pins should not be connected.</p> |
| RX_DV1, RX_DV2 | G15, M11 | F9 | I | <p>Receive Data Valid 1 (GMII). This signal is synchronous to the RX_CLK1 and provides a valid signal for the RXD[7:0].</p> <p>Receive Data Valid 1, 2 (MII/RMII). This active-high signal indicates valid data from the PHY. In MII mode the data RXD[3:0] is ignored if RX_DV is not asserted high. In RMII mode the data RXD[1:0] is ignored if RX_DV is not asserted high.</p> <p>Note that RX_DV2 is only available on devices with two Ethernet ports.</p> |
| RX_CRS1, RX_CRS2 | E13, J14 | G12 | I | <p>Receive Carrier Sense 1 (GMII). This signal is asserted (high) when data is valid from the PHY. This signal is asserted by the PHY when either transmit or receive medium is active. This signal is not synchronous to any of the clocks.</p> <p>Receive Carrier Sense 1, 2 (MII). This signal is asserted by the PHY when either transmit or receive medium is active. This signal is not synchronous to any of the clocks.</p> <p>Note that RX_CRS2 is only available on devices with two Ethernet ports.</p> |
| RX_ERR1, RX_ERR2 | H15, M12 | G9 | I | <p>Receive Error 1 (GMII). This signal indicates a receive error or a carrier extension in the GMII Mode.</p> <p>Receive Error 1, 2 (MII). Asserted by the MAC PHY for one or more RX_CLK periods indicating that an error has occurred. Active High indicates Receive code group is invalid. If RX_CRS is low, RX_ERR has no effect. This is synchronous with RX_CLK. In DCE mode, this signal must be grounded.</p> <p>Note that RX_ERR2 is only available on devices with two Ethernet ports.</p> |
| TX_ERR1, TX_ERR2 | L14, R16 | G8 | O | <p>Transmit Error 1 (GMII). When this signal is asserted, the PHY will respond by sending one or more code groups in error.</p> <p>Transmit Error 1, 2 (GMII, MII). When this signal is asserted, the PHY will respond by sending one or more code groups in error.</p> <p>Note that TX_ERR2 is only available on devices with two Ethernet ports.</p> |
| COL1, COL2 | E14, L16 | G10 | I | <p>Collision Detect 1, 2 (MII). Asserted by the Ethernet PHY to indicate that a collision is occurring. In DCE Mode this signal should be connected to ground. This signal is only valid in half duplex mode, and is ignored in full duplex mode.</p> <p>Note that COL2 is only available on devices with two Ethernet ports.</p> |
| DCEDTES | P13 | L7 | I | <p>DCE or DTE Selection (MII). Setting this pin high places all Ethernet ports in DCE Mode. Setting this pin low places the Ethernet ports in DTE Mode.</p> <p>In DCE Mode, the MII interface can be directly connected to another MAC. In DCE Mode, the Transmit clock (TX_CLK) and Receive clock (RX_CLK) are outputs.</p> <p>Note that there is no software bit selection of DCEDTES. Note that DCE operation is only valid for 10/100, MII mode.</p> |
| RMII_SEL | M14 | K7 | I | <p>RMII Selection Input. Set this pin to 1 for RMII operation. In devices with 2 Ethernet ports, both ports will operate in RMII mode. REF_CLK must be 50MHz. Set this pin to 0 for GMII or MII operation.</p> |

| NAME | PACKAGE PINS | | TYPE | FUNCTION |
|---------------------------|--------------|--------|------|---|
| | 256 | 144 | | |
| REF_CLK | T13 | M8 | I | Reference Clock Input. REF_CLK must be 125MHz for GMII operation. REF_CLK must be 25MHz for MII DCE operation. REF_CLK must be 50MHz for RMII operation. |
| GTX_CLK | R14 | M10 | O | GbE Transmit Clock Output (GMII). 125MHz clock output available for GMII operation. This clock is sourced from the 125MHz REF_CLK input. |
| PHY MANAGEMENT BUS | | | | |
| MDC | F15 | H5 | O | Management Data Clock. Clocks management data to and from the PHY. The clock is derived from SYSCCLKI, with a maximum frequency is 1.67MHz. |
| MDIO | G13 | H4 | IO | MII Management Data IO. Data path for control information between the device and the PHY. Pull to logic high externally through a 1.5 kΩ resistor. The MDC and MDIO pins are used to write or read up to 32 Control and Status Registers in PHY Controllers. This port can also be used to initiate Auto-Negotiation for the PHY. |
| SDRAM CONTROLLER | | | | |
| SDATA[0] | C16 | A11 | IOz | SDRAM Data Bus Bits 0 through 15. The 16 pins of the SDRAM data bus are inputs for read operations and outputs for write operations. At all other times, these pins are high impedance. |
| SDATA[1] | B16 | B11 | | |
| SDATA[2] | B15 | D11 | | |
| SDATA[3] | C15 | C11 | | |
| SDATA[4] | A14 | A10 | | |
| SDATA[5] | C12 | B10 | | |
| SDATA[6] | A13 | D10 | | |
| SDATA[7] | B13 | C10 | | |
| SDATA[8] | D9 | C8 | | |
| SDATA[9] | C9 | D8 | | |
| SDATA[10] | D12 | B8 | | |
| SDATA[11] | C10 | E9 | | |
| SDATA[12] | B10 | C9 | | |
| SDATA[13] | B11 | D9 | | |
| SDATA[14] | C11 | B9 | | |
| SDATA[15] | B12 | A9 | | |
| SDA[0] | C3 | A3 | O | SDRAM Address Bus 0 through 12. The 13 pins of the SDRAM address bus output the row address first, followed by the column address. The row address is determined by SDA[0] to SDA[12] at the rising edge of clock. Column address is determined by SDA[0]-SDA[9] and SDA[11] at the rising edge of the clock. SDA[10] is used as an auto-precharge signal. |
| SDA[1] | C2 | D2 | | |
| SDA[2] | B2 | B2 | | |
| SDA[3] | A2 | D1 | | |
| SDA[4] | D3 | C1 | | |
| SDA[5] | D4 | E1 | | |
| SDA[6] | B5 | C2 | | |
| SDA[7] | C5 | E2 | | |
| SDA[8] | D5 | B3 | | |
| SDA[9] | B6 | A4 | | |
| SDA[10] | A3 | C3 | | |
| SDA[11] | C6 | B4 | | |
| SDA[12] | A5 | D3 | | |
| SBA[0], SBA[1] | B4, B3 | D4, C4 | I | SDRAM Bank Select. These 2 bits select 1 of 4 banks for the read/write/precharge operations. |
| $\overline{\text{SDCS}}$ | A4 | A5 | O | SDRAM Chip Select. All commands are masked when $\overline{\text{SDCS}}$ is registered high. $\overline{\text{SDCS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{SDCS}}$ is considered part of the command code. |