

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









DSC1103/23

Low-Jitter Precision LVDS Oscillator

Features

- Low RMS Phase Jitter: <1 ps (typ.)
- High Stability: ±10 ppm, ±25 ppm, ±50 ppm
- · Wide Temperature Range:
 - Ext. Industrial -40°C to +105°C
 - Industrial -40°C to +85°C
 - Ext. Commercial -20°C to +70°C
- · High Supply Noise Rejection: -50 dBc
- · Wide Frequency Range:
 - 2.3 MHz 460 MHz
- Small Industry Standard Footprints
 - 2.5 mm x 2.0 mm
 - 3.2 mm x 2.5 mm
 - 5.0 mm x 3.2 mm
 - 7.0 mm x 5.0 mm
- · Excellent Shock and Vibration Immunity
 - Qualified to MIL-STD-883
- · High Reliability
 - 20x better MTF than quartz-based devices
- · Low Current Consumption
- Supply Range of 2.25V to 3.63V
- · Standby and Output Enable Functions
- · Lead Free and RoHS-Compliant

Applications


- · Storage Area Networks
 - SATA, SAS, Fibre Channel
- Passive Optical Networks
 - EPON, 10G-EPON, GPON, 10G-PON
- · HD/SD/SDI Video and Surveillance
- PCI Express Gen 1/Gen 2/Gen 3
- · Display Port

General Description

The DSC1103 and DSC1123 series of high performance oscillators utilizes a proven silicon MEMS technology to provide excellent jitter and stability over a wide range of supply voltages and temperatures. By eliminating the need for quartz or SAW technology, MEMS oscillators significantly enhance reliability and accelerate product development, while meeting stringent clock performance criteria for a variety of communications, storage, and networking applications.

DSC1103 has a standby feature allowing it to completely power-down when EN pin is pulled low. For DSC1123, only the outputs are disabled when EN is low. Both oscillators are available in industry standard packages, including the smallest 2.5 mm x 2.0 mm, and are drop-in replacements for standard 6-pin LVDS crystal oscillators.

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage	
Input Voltage	0.3V to V _{DD} +0.3V
ESD Protection (HBM)	4 kV
ESD Protection (MM)	400V
ESD Protection (CDM)	1.5 kV

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Specifications: V_{DD} = 3.3V; T_A = +25°C unless otherwise specified.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Voltage (Note 1)	V_{DD}	2.25		3.63	V	_
Supply Current	ı	_		0.095	mA	DSC1103, EN pin low; all outputs disabled.
Зирріу Сипепі	I _{DD}	_	20	22	IIIA	DSC1123, EN pin low; all outputs disabled.
		_	_	±10		Includes frequency
Frequency Stability	Δf		_	±25	ppm	variations due to initial tolerance, temp., and power
		_	_	±50		supply voltage.
Aging - First Year	Δf_{Y1}	_	_	±5	ppm	One year at +25°C
Aging - After First Year	Δf_{Y2+}	_	_	<±1	ppm/yr	Year two and beyond at +25°C
Start-up Time (Note 2)	t _{SU}	_	1	5	ms	T = +25°C
Input Logic Levels	V_{IH}	0.75 x V _{DD}	_	_	V	Input logic high
input Logic Levels	V_{IL}	_	_	0.25 x V _{DD}	V	Input logic low
Output Disable Time (Note 3)	t _{DA}	_	_	5	ns	_
Output Enable Time	4	_	-	5	ms	DSC1103
Output Enable Time	t _{EN}	_	_	20	ns	DSC1123
Enable Pull-Up Resistor (Note 4)	R _{PU}	_	40	_	kΩ	Pull-up resistor exist.
LVDS Outputs						
Supply Current	I_{DD}	_	29	32	mA	Output enabled, $R_L = 100\Omega$
Output Offset Voltage	V _{OS}	1.125	_	1.4	V	R = 100Ω Differential
Delta Offset Voltage	ΔV_{OS}	_	_	50	mV	_
Peak-to-Peak Output Swing	V_{PP}	_	350	_	mV	Single-Ended

Note 1: V_{DD} pin should be filtered with a 0.1 μF capacitor.

- 2: t_{SU} is time to 100 ppm stable output frequency after V_{DD} is applied and outputs are enabled.
- 3: See the Output Waveform section and the Test Circuit for more information.
- 4: Output is enabled if pad is floated or not connected.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Specifications: V_{DD} = 3.3V; T_A = +25°C unless otherwise specified.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Output Transition Rise/Fall Time (Note 3)	t _R /t _F	_	200	_	ps	20% to 80% R _L = 50Ω, C _L = 2 pF
Frequency	f ₀	2.3	_	460	MHz	-20°C to +70°C & -40°C to +85°C
. ,		3.3	_	460		-40°C to +105°C
Output Duty Cycle	SYM	48	_	52	%	Differential
Period Jitter	J _{PER}	_	2.5	1	ps _{RMS}	_
		_	0.28	_		200 kHz to 20 MHz @156.25 MHz
Integrated Phase Noise	J _{PH}	_	0.4	_	ps _{RMS}	100 kHz to 20 MHz @156.25 MHz
		_	1.7	2		12 kHz to 20 MHz @156.25 MHz

- Note 1: V_{DD} pin should be filtered with a 0.1 μF capacitor.
 - 2: t_{SU} is time to 100 ppm stable output frequency after V_{DD} is applied and outputs are enabled.
 - 3: See the Output Waveform section and the Test Circuit for more information.
 - 4: Output is enabled if pad is floated or not connected.

DSC1103/23

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
	T _A	-20	_	+70	°C	Ordering Option E
Operating Temperature Range	T _A	-4 0	_	+85	°C	Ordering Option I
	T _A	-4 0	_	+105	°C	Ordering Option L
Junction Temperature	TJ	_	_	+150	°C	_
Storage Temperature Range	T _S	-55	_	+150	°C	_
Soldering Temperature	_	_	_	+260	°C	40 sec. max.

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature, and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number 7x5 with Pad	Pin Number 7x5 w/o Pad	Pin Number 5x3.2	Pin Number 3.2x2.5	Pin Number 2x2.5	Pin Name	Description
1	1	1	1	1	EN	Enable
2	2	2	2	2	NC	Do not connect
3	3	3	3	3	GND	Ground
4	4	4	4	4	OUT	LVDS clock output +
5	5	5	5	5	OUT-	LVDS clock output –
6	6	6	6	6	VDD	Supply voltage
PAD	_	_	_	_	PAD	Tie to Ground

TABLE 2-2: OUTPUT ENABLE MODES

EN Pin	DSC1103	DSC1123
High	Outputs Active	Outputs Active
NC	Outputs Active	Outputs Active
Low	Standby	Outputs Disabled

3.0 NOMINAL PERFORMANCE PARAMETERS

Unless otherwise specified, T = +25°C, V_{DD} = 3.3V.




FIGURE 3-1: Power Supply Rejection Ratio.




FIGURE 3-2: Phase Jitter (Integrated Phase Noise).

4.0 TERMINATION SCHEME




FIGURE 4-1: Typical Termination Scheme.

5.0 OUTPUT WAVEFORM




FIGURE 5-1: Output Waveform.

6.0 TEST CIRCUIT





FIGURE 6-1: Test Circuit.

7.0 SOLDER REFLOW PROFILE




MSL 1 @ 260°C refer to JSTD-020C					
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec. max.				
Preheat Time 150°C to 200°C	60-180 sec.				
Time Maintained above 217°C	60-150 sec.				
Peak Temperature	255°C to 260°C				
Time within 5°C of Actual Peak	20-40 sec.				
Ramp-Down Rate	6°C/sec. max.				
Time 25°C to Peak Temperature	8 minutes max.				

8.0 PACKAGE MARKING INFORMATION

6-Lead VDFN 2.5 mm x 2.0 mm Package Outline and Recommended Land Pattern

6-Lead Very Thin Dual Flatpack No-Leads (J7A) - 2.5x2.0 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	<i>I</i> ILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.825 BSC		
Contact Pad Width (X4)	X1			0.65
Contact Pad Width (X2)	X2			0.25
Contact Pad Length (X6)	Υ			0.85
Contact Pad Spacing	С		1.45	
Space Between Contacts (X4)	G1	0.38		
Space Between Contacts (X3)	G2	0.60		

Notes:


- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3005A

6-Lead Very Thin Dual Flatpack No-Leads (J7A) - 2.5x2.0 mm Body [VDFN] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging D Ν (DATUM A) (DATUM B) -NOTE 1 -○ 0.05 C TOP VIEW 0.05 C 0.10 C C A SEATING **PLANE** 6X 0.08 C SIDE VIEW - 2X b2 L2 5X L1 - 4X b1 е **-**0.10M C A B 0.05(M) **BOTTOM VIEW**

6-Lead Very Thin Dual Flatpack No-Leads (J7A) - 2.5x2.0 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	N	6			
Pitch	е		0.825 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Overall Length	D	2.50 BSC			
Overall Width	E	2.00 BSC			
Terminal Width	b1	0.60	0.65	0.70	
Terminal Width	b2	0.20	0.25	0.30	
Terminal Length	L1	0.60	0.70	0.80	
Terminal Length	L2	0.665	0.765	0.865	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1005A Sheet 2 of 2

6-Lead VDFN 3.2 mm x 2.5 mm Package Outline and Recommended Land Pattern

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

			1ILLIMETER	
	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		1.05 BSC	
Contact Pad Spacing	С		1.60	
Contact Pad Width (X4)	X1			1.00
Contact Pad Width (X2)	X2			0.60
Contact Pad Length (X6)	Υ			0.85
Space Between Contacts (X4)	G1	0.25		


Notes:


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3007A

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-1007A Sheet 1 of 2

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	•	Units	MILLIMETERS				
	Dimension	Limits	MIN	NOM	MAX		
Number of Terminals		N	6				
Pitch		е	1.05 BSC				
Overall Height		Α	0.80	0.85	0.90		
Standoff		A1	0.00	0.02	0.05		
Overall Length		D	3.20 BSC				
Overall Width		Е		2.50 BSC			
Terminal Width		b1	0.85	0.90	0.95		
Terminal Width		b2	0.45	0.50	0.55		
Terminal Length		L	0.65	0.70	0.75		
Terminal Pullback		L1		0.10 REF			

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1007A Sheet 2 of 2


6-Lead CDFN 5.0 mm x 3.2 mm Package Outline and Recommended Land Pattern



6-Lead VDFN 7.0 mm x 5.0 mm Package Outline and Recommended Land Pattern

6-Lead Very Thin Plastic Quad Flat, No Lead Package (H8A) - 7x5 mm Body [VDFN] With 2.8x1.8 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е		2.54 BSC		
Optional Center Pad Width	X2			2.90	
Optional Center Pad Length	Y2			1.90	
Contact Pad Spacing	С		3.70		
Contact Pad Width (X6)	X1			1.50	
Contact Pad Length (X6)	Y1			1.35	
Contact Pad to Center Pad (X2)	G	0.20			
Thermal Via Diameter (X6)	V		0.33		
Thermal Via Pitch	EV		1.20		


Notes:


- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process


Microchip Technology Drawing C04-3010A

6-Lead Very Thin Plastic Quad Flat, No Lead Package (H8A) - 7x5 mm Body [VDFN] With 2.8x1.8 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-1010A Sheet 1 of 2

6-Lead Very Thin Plastic Quad Flat, No Lead Package (H8A) - 7x5 mm Body [VDFN] With 2.8x1.8 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	Ν	6			
Pitch	е	2.54			
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Overall Length	D	7.00 BSC			
Exposed Pad Length	D2	2.70	2.80	2.90	
Overall Width	Е	5.00 BSC			
Exposed Pad Width	E2	1.70	1.80	1.90	
Terminal Width	b	1.35	1.40	1.45	
Terminal Length	L	1.00	1.10	1.20	
Terminal-to-Exposed-Pad	K	0.20 REF			

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1010A Sheet 2 of 2

6-Lead CDFN 7.0 mm x 5.0 mm Package Outline and Recommended Land Pattern



APPENDIX A: REVISION HISTORY

Revision A (March 2017)

- Converted Micrel data sheet DSC1103/23 to Microchip DS20005745A.
- Minor text changes throughout.
- Updated Package Marking Information to MCHPstandard drawings where available.

DSC1103/23

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO. X	2	X	Y	<u>x — xxx.xxx</u>	. v	Exam	nples	s:		
T T		T ackage	Temp.Sta	ability Frequency	Τ	,	SC110	03AE1-125.0000	: Low-Jitter Precision LVDS Oscillator, Enable/Standby, 7x5 VDFN, -20°C to +70°C, ±50 ppm, 125 MHz, 100/Tube	
Device: Enable Modes:	DSC11x3 0 = 2 =	= Ena	ow-Jitter Pre able/Standby able/Disable	cision LVDS Oscillat	or	b) DS	SC112	23BI2-400.0000T	: Low-Jitter Precision LVDS Oscillator, Enable/Disable, 5x3.2 CDFN, -40°C to +85°C ±25 ppm, 400 MHz, 1,000/Reel	
Package:	A = B = C = D = N = N	= 5.0 = 3.2 = 2.5	mm x 5.0 mi mm x 3.2 mi mm x 2.5 mi mm x 2.0 mi mm x 5.0 mi	m CDFN m VDFN	pad)				: Low-Jitter Precision LVDS Oscillator, Enable/Standby, 3.2x2.5 VDFN, -40°C to +105°C, ±10 ppm, 74.25 MHz, 100/Tube	
Temperature Range:	E = = =	= -40	°C to +70°C °C to +85°C °C to +105°0			d) DS	SC112	23DE1-082.5000	T:Low-Jitter Precision LVDS Oscillator, Enable/Disable, 2.5x2.0 VDFN, -20°C to +70°C, ±50 ppm, 82.5 MHz, 1,000/Reel	
Stability:	1 = 2 = 5 =	= ±25 = ±10	ppm ppm			e) DS	SC110	03NI2-056.0000:	Low-Jitter Precision LVDS Oscillator, Enable/Standby, 7x5 CDFN (no center pad), -40°C to +85°C, ±25 ppm, 56 MHz, 100/Tube	
Frequency Code:	XXX.XXXX	= 2.3	MHz to 460	MHz (user-defined)		Note	1.	Tane and Reel id	entifier only appears in the	
Packing:	T = (blank) =	, -	00/Reel //Tube			catalog pused for the device Sales Of		catalog part num used for ordering the device packa	umber description. This identifier is ing purposes and is not printed on ckage. Check with your Microchip or package availability with the	

DSC1103/23

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1546-6