imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





DSM2190F4V

DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-2191 DSPs (3.3V Supply)

FEATURES SUMMARY

Glueless Connection to DSP

 Easily add memory, logic, and I/O to the External Port of ADSP-2191 DSP

Dual Flash Memories

- Two independent Flash memory arrays for storing DSP code and data. DSP may access the two arrays concurrently (read from one while erasing or writing the other)
- 256K x 8 Main Flash memory divided into 8 sectors (32KByte each)
 - Ample storage for booting DSP code/data upon reset and subsequent code swaps
 - Large capacity for data recording
- 32K x 8 Secondary Flash memory divided into 4 sectors (8 KByte each). Multiple uses:
 - Small sector size ideal for small data sets, and calibration or configuration constants
 - Store custom start-up code in one or more sectors and configure DSP to run from external memory upon reset (no boot)
 - Concatenate Secondary Flash with Main Flash for total of 288 KBytes
- Each Flash sector can be write protected.
- Built-in programmable address decoding logic allows mapping individual Flash sectors to any address boundary
- Up to 16 Multifunction I/O Pins
- Increase total DSP system I/O capability
- I/O controlled by DSP software or PLD logic

General purpose PLD

- Over 3,000 Gates of PLD with 16 macro cells
- Use for peripheral glue logic to keypads, control panel, displays, LCDs, and other devices
- Eliminate PLDs and external logic devices
- Create state machines, chip selects, simple shifters and counters, clock dividers, delays
- − Simple PSDsoft ExpressTM software...Free
- Operating Range
- V_{CC}: 3.3V±10%; Temperature: -40°C to +85°C

Figure 1. Packages



In-System Programming (ISP) with JTAG

- Program entire chip in 10-25 seconds with no involvement of the DSP
- Links with ADSP-2191 JTAG debug port
- Eliminate sockets for pre-programmed memory and logic devices
- ISP allows efficient manufacturing and product testing supporting Just-In-Time inventory
- − Use low-cost FlashLINKTM cable with PC
- Content Security
- Programmable Security Bit blocks access of device programmers and readers
- Zero-Power Technology
- As low as 25µA standby current
- Packaging
- 52-pin PQFP or 52-pin PLCC
- Flash Memory Speed, Endurance, Retention
- 150 ns, 100K cycles, 15 year retention

DSM2190F4

TABLE OF CONTENTS
Summary Description
Architectural Overview
DSP Address/Data/Control Interface6
Main Flash Memory
Secondary Flash Memory
Programmable Logic (PLDs)
Runtime Control Registers7
Memory Page Register
I/O Ports
JTAG ISP Port
Power Management
Security and NVM Sector Protection
Pin Assignments
Typical connections
Typical Memory Map
Specifying the Memory Map with PSDsoft ExpressTM14
Runtime control register definition15
Detailed Operation
Flash Memories
Instruction Sequences
Reading Flash Memory
Programming Flash Memory
Erasing Flash Memory
Flash Memory Sector Protect
DSM Security Bit
Reset Flash
Page Register
PLDs
Decode PLD (DPLD)

57

Complex PLD (CPLD)
DSP Bus Interface
I/O Ports
Port Operating Modes
Port B – Functionality and Structure
Port C – Functionality and Structure
Port D – Functionality and Structure
Power Management
PLD Power Management
PSD Chip Select Input (CSI, PD2)
Power On Reset, Warm Reset, Power-down
Programming In-Circuit using JTAG ISP40
AC/DC Parameters
Table: Absolute Maximum Ratings43Table: Operating Conditions44Table: DC Characteristics46Table: CPLD Combinatorial Timing47Table: CPLD Macrocell Synchronous Clock Mode Timing48Table: CPLD Macrocell Asynchronous Clock Mode Timing48Table: Input Macrocell Timing50Table: Read Timing51Table: Write Timing52Table: Flash Memory Program, Write and Erase Times53Table: Reset (Reset) Timing53Table: ISC Timing54
Package Mechanical
Table: PLCC52 - 52 lead Plastic Leaded Chip Carrier, rectangular55Table: Assignments – PLCC5256Table: PQFP52 - 52 lead Plastic Quad Flatpack57Table: Pin Assignments – PQFP5258Table: Ordering Information Scheme59

DSM2190F4

SUMMARY DESCRIPTION

The DSM2190F4 is a system memory device for use with the Analog Devices ADSP-2191 DSP. DSM means Digital signal processor System Memory. A DSM device brings In-System Programmable (ISP) Flash memory, parameter storage, programmable logic, and additional I/O to DSP systems. The result is a simple and flexible two-chip solution for DSP designs. DSM devices provide the flexibility of Flash memory and smart JTAG programming techniques for both manufacturing and the field. On-chip integrated memory decode logic makes it easy to map dual banks of Flash memory to the ADSP-2191 in a variety of ways for bootloading, code execution, data recording, code swapping, and parameter storage.

JTAG ISP reduces development time, simplifies manufacturing flow, and lowers the cost of field upgrades. The JTAG ISP interface eliminates the need for sockets and pre-programmed memory and logic devices. For manufacturing, end products may be assembled with a blank DSM device soldered to the circuit board and programmed at the end of the manufacturing line in 10 to 25 seconds with no involvement of the DSP. This allows efficient means to test product and manage inventory by rapidly programming test code, then application code as determined by inventory requirements (Just-In Time inventory). Additionally, JTAG ISP reduces development time by turning fast iterations of DSP code in the lab. Code updates in the field require no disassembly of product. The FlashLINKTM JTAG programming cable costs \$59 USD and plugs into any PC or notebook parallel port.

In addition to ISP Flash memory, DSM devices add programmable logic (PLD) and up to 16 configurable I/O pins to the DSP system. The state of each I/O pin can be driven by DSP software or PLD logic. PLD and I/O configuration are programmable by JTAG ISP, just like the Flash memory. The PLD consists of more than 3000 gates and has 16 macro cell registers. Common uses for the PLD include chip selects for external devices, state-machines, simple shifters and counters, keypad and control panel interfaces, clock dividers, handshake delay, multiplexers, etc. This eliminates the need for small external PLDs and logic devices. Configuration of PLD, I/O, and Flash memory mapping are easily entered in a pointand-click environment using the software development tool, PSDsoft ExpressTM. This software is available at no charge from www.st.com/psm.

Á7/



Figure 2. System Block Diagram, Two-Chip Solution

The two-chip combination of a DSP and a DSM device is ideal for systems which have limitations on size, EMI levels, and power consumption. DSM memory and logic are "zero-power", meaning they automatically go to standby between memory accesses or logic input changes, producing low active and standby current consumption, which is ideal for battery powered products.

A programmable security bit in the DSM protects its contents from unauthorized viewing and copying. When set, the security bit will block access of programming devices (JTAG or others) to the DSM Flash memories and PLD configuration. The only way to defeat the security bit is to erase the entire DSM device, after which the device is blank and may be used again. The DSP will always have access to Flash memory contents through the 8-bit data port even while the security bit is set.

Part Number	Main Flash Memory	Secondary Flash Memory	PLD	l/O Ports	V _{CC} and I/O	Mem Speed	Package	Operating Temp
DSM2190F4VV- 15T6	256KBytes = 8 sectors x 32KByte	32KBytes = 4 sectors x 8KByte	16 macro -cells	Up to 16	3.3V ±10%	150 ns	52-pin PQFP	–40°C to +85°C
DSM2190F4VV- 15K6	256KBytes = 8 sectors x 32KByte	32KBytes = 4 sectors x 8KByte	16 macro -cells	Up to 16	3.3V ±10%	150 ns	52-pin PLCC	-40°C to +85°C

Table 1. DSM2190F4V DSP Memory System Devices

Table 2. Compatible Analog Devices DSP

DSP Part Number	Operating Voltage, V_{CC}	I/O Capability
ADSP-2191M	2.5V	2.5 - 3.6V

Figure 3. PLCC Connections



Figure 4. PQFP Connections



ARCHITECTURAL OVERVIEW

Major functional blocks are shown in Figure 5.

DSP Address/Data/Control Interface

These DSP signals attach directly to the DSM for a glueless connection. An 8-bit data connection is formed and all 22 DSP address lines can be decoded as well as DSP memory strobes; BMS, IOMS, and MSx. There are many different ways the DSM2190F4 can be configured and used depending on system requirements. One convenient way is to combine the function of the MSx signals into the BMS signal. Doing this allows the DSP core to access DSM memory at runtime even after the boot process is complete using only the BMS signal. Combining MSx and BMS consumes less I/O pin(s) on the DMS device. See Analog Devices ADSP-2191 DSP Hardware Reference Manual, Chapter 7, Code Example: BMS Runtime Access. Alternatively, any of the MSx signals may also be used to decode any of the sectors of DSM Main Flash or Secondary flash memories.

Main Flash Memory

The 2M bit (256K x 8) Flash memory is divided into eight equally-sized 32K byte sectors that are individually selectable through the Decode PLD. Each Flash memory sector can be located at any address as defined by the user with PSDsoft Express. DSP code and data is easily placed in flash memory using the PSDsoft Express software development tool.

Secondary Flash Memory

The 256K bit (32K x 8) Flash memory is divided into eight equally-sized 8K byte sectors that are individually selectable through the Decode PLD. Each Flash memory sector can be located at any address as defined by the user with PSDsoft Express. DSP code and data can also be placed Secondary Flash memory using the PSDsoft Express development tool.

Secondary flash memory is good for storing data because of its small sectors. Additionally, software EEPROM emulation techniques can be used for small data sets that change frequently on a byteby-byte basis.

Secondary flash may also be used to store custom start-up code for applications that do not "boot" using DMA, but instead start executing code from external memory upon reset. Storing code here can keep the entire Main Flash free of initialization code for clean software partitioning. If only one or more 8K byte sectors are needed for start-up code, the remaining sectors of Secondary Flash may be used for data storage. Secondary Flash may also be used as an extension to Main Flash memory producing a total of 288K bytes

Miscellaneous: Main and Secondary Flash memories are totally independent, allowing concurrent operation if needed. The DSP can read from one memory while erasing or programming the other. The DSP can erase Flash memories by individual sectors or the entire Flash memory array may be erased at one time. Each sector in either Flash memory may be individually write protected, blocking any writes from the DSP (good for boot and start-up code protection). The Flash memories automatically go to standby between DSP read or write accesses to conserve power. Maximum access times include sector decoding time. Maximum erase cycles is 100K and data retention is 15 years minimum. Flash memory, as well as the entire DSM device may be programmed with the JTAG ISP interface with no DSP involvement.

Programmable Logic (PLDs)

The DSM family contains two PLDS that may optionally run in Turbo or Non-Turbo mode. PLDs operate faster (less propagation delay) while in Turbo mode but consume more power than Non-Turbo mode. Non-Turbo mode allows the PLDs to automatically go to standby when no inputs are change to conserve power. The Turbo mode setting is controlled at runtime by DSP software.

Decode PLD (DPLD). This is programmable logic used to select one of the eight individual Main Flash memory segments, one of four individual Secondary Flash memory segments, or the group of control registers within the DSM device. The DPLD can also optionally drive external chip select signals on Port D pins. DPLD input signals include: DSP address and control signals, Page Register outputs, DSM Port Pins, CPLD logic feedback.

Complex PLD (CPLD). This programmable logic is used to create both combinatorial and sequential general purpose logic. The CPLD contains 16 Output Macrocells (OMCs) and 16 Input Macrocells (IMCs). PSD Macrocell registers are unique in that that have direct connection to the DSP data bus allowing them to be loaded and read directly by the DSP at runtime. This direct access is good for making small peripheral devices (shifters, counters, state machines, etc.) that are accessed directly by the DSP with little overhead. DPLD inputs include DSP address and control signals, Page Register outputs, DSM Port Pins, and CPLD feedback.



Figure 5. Block Diagram

OMCs: The general structure of the CPLD is similar in nature to a 22V10 PLD device with the familiar sum-of-products (AND-OR) construct. True and compliment versions of 64 input signals are available to a large AND array. AND array outputs feed into a multiple product-term OR gate within each OMC (up to 10 product-terms for each OMC). Logic output of the OR gate can be passed on as combinatorial logic or combined with a flip-flop within in each OMC to realize sequential logic. OMCs can be used as a buried nodes with feedback to the AND array or OMC output can be routed to pins on Port B or PortC.

IMCs: Inputs from pins on Port B or Port C are routed to IMCs for conditioning (clocking or latching) as they enter the chip, which is good for sampling and debouncing inputs. Alternatively, IMCs can pass Port input signals directly to PLD inputs without clocking or latching. The DSP may read the IMCs at any time.

Runtime Control Registers

A block of 256 bytes is decoded inside the DSM device as DSM control and status registers. 27 registers are used in the block of 256 locations to control the output state of I/O pins, to read I/O pins, to control power management, to read/write macrocells, and other functions at runtime. See Table 4 for description. The base address of these 256 locations is referred to in this data sheet as *csiop* (Chip Select I/O Port). Individual registers within this block are accessed with an offset from the base address. The DSP accesses *csiop* registers using I/O memory with the IOMS strobe. *csiop* registers are accessed as bytes.

Memory Page Register

This 8-bit register can be loaded and read by the DSP at runtime as one of the *csiop* registers. Its outputs feed directly into the PLDs. The page register can be used for special memory mapping requirements and also for general logic.

I/O Ports

The DSM has 19 individually configurable I/O pins distributed over the three ports (Ports B, C, and D). Each I/O pin can be individually configured for different functions such as standard MCU I/O ports or PLD I/O on a pin by pin basis. (MCU I/O means that for each pin, its output state can be controlled or its input value can be read by the DSP at runtime using the *csiop* registers like an MCU would do.)

Port C hosts the JTAG ISP signals. Since JTAG-ISP does not occur frequently during the life of a product, those Port C pins are under-utilized. In applications that need every I/O pin, JTAG signals can be multiplexed with general I/O signals to use them for I/O when not performing ISP. See section titled "Programming In-Circuit using JTAG ISP" on page 40 for muxing JTAG pins on Port C, and Application Note *AN1153*.

The static configuration of all Port pins is defined with the PSDsoft ExpressTM software development tool. The dynamic action of the Ports pins is controlled by DSP runtime software.

JTAG ISP Port

In-System Programming (ISP) can be performed through the JTAG signals on Port C. This serial interface allows programming of the entire DSM device or subsections (that is, only Flash memory but not the PLDs) without the participation of the DSP. A blank DSM device soldered to a circuit board can be completely programmed in 10 to 25 seconds. The basic JTAG signals; TMS, TCK, TDI, and TDO form the IEEE-1149.1 interface. The DSM device does not implement the IEEE-1149.1 Boundary Scan functions. The DSM uses the JTAG interface for ISP only. However, the DSM device can reside in a standard JTAG chain with other JTAG devices (including the ADSP-2191) and it will remain in BYPASS mode while other devices perform Boundary Scan.

ISP programming time can be reduced as much as 30% by using two more signals on Port C, TSTAT and TERR in addition to TMS, TCK, TDI and TDO.

The FlashLINKTM JTAG programming cable is available from STMicroelectronics for \$59USD and PSDsoft Express software is available at no charge from *www.st.com/psm*. That is all that is needed to program a DSM device using the parallel port on any PC or note-book. See section titled "Programming In-Circuit using JTAG ISP" on page 40.

Power Management

The DSM has bits in *csiop* control registers that are configured at run-time by the DSP to reduce power consumption of the CPLD. The Turbo bit in the PMMR0 register can be set to logic 1 and the CPLD will go to Non-Turbo mode, meaning it will latch its outputs and go to sleep until the next transition on its inputs. There is a slight penalty in PLD performance (longer propagation delay), but significant power savings are realized.

Additionally, bits in two *csiop* registers can be set by the DSP to selectively block signals from entering the CPLD which reduces power consumption. See section titled "Power Management" on page 37.

Security and NVM Sector Protection

A programmable security bit in the DSM protects its contents from unauthorized viewing and copying. When set, the security bit will block access of programming devices (JTAG or others) to the DSM Flash memory and PLD configuration. The only way to defeat the security bit is to erase the entire DSM device, after which the device is blank and may be used again.

Additionally, the contents of each individual Flash memory sector can be write protected (sector protection) by configuration with PSDsoft ExpressTM. This is typically used to protect DSP boot code from being corrupted by inadvertent writes to Flash memory from the DSP.

Pin Assignments

Pin assignment are shown for the 52-pin PLCC package in Figure 3, and the 52-pin PQFP package in Figure 4.

47/

Pin Name	Туре	Description
ADIO0-15	In	Sixteen address inputs from the DSP.
CNTL0	In	Active low write strobe input (WR) from the DSP
CNTL1	In	Active low read strobe input (RD) from the DSP.
CNTL2	In	Active low Byte Memory Select (BMS) signal from the DSP.
Reset	In	Active low reset input from system. Resets DSM I/O Ports, Page Register contents, and other DSM configuration registers. Must be logic Low at Power-up.
PA0-7	I/O	Eight data bus signals connected to DSP pins D8 - D15.
РВ0-7	I/O	 Eight configurable Port B signals with the following functions: MCU I/O – DSP may write or read pins directly at runtime with csiop registers. CPLD Output Macrocell (McellAB0-7 or McellBC0-7) outputs. Inputs to the PLDs (Input Macrocells). Note: Each of the four Port B signals PB0-PB3 may be configured at run-time as either standard CMOS or for high slew rate. Each of the four Port B signals PB3-PB7 may be configured at run-time as either standard CMOS or Open Drain Outputs.
PC0-7	V/O	 Eight configurable Port C signals with the following functions: MCU I/O – DSP may write or read pins directly at runtime with csiop registers. CPLD Output Macrocell (McellBC0-7) output. Input to the PLDs (Input Macrocells). Pins PC0, PC1, PC5, and PC6 can optionally form the JTAG IEEE-1149.1 ISP serial interface as signals TMS, TCK, TDI, and TDO respectively. Pins PC3 and PC4 can optionally form the enhanced JTAG signals TSTAT and TERR respectively. Reduces ISP programming time by up to 30% when used in addition to the standard four JTAG signals: TDI, TDO, TMS, TCK. Pin PC3 can optionally be configured as the Ready/Busy output to indicate Flash memory programming status during parallel programming. May be polled by DSP or used as DSP interrupt to indicate when Flash memory byte programming or erase operations are complete. Note 1: Port C pin PC2 input (or any PLD input pin) can be connected to the DSP IOMS output. See Figure 6. Note 2: When used as general I/O, each of the eight Port C signals may be configured at run-time as either standard CMOS or Open Drain Outputs. Note 3: The JTAG ISP pins may be multiplexed with other I/O functions.
PD0-2	I/O	 Three configurable Port D signals with the following functions: MCU I/O – DSP may write or read pins directly at runtime with csiop registers. Input to the PLDs (no associated Input Macrocells, routes directly into PLDs). CPLD output (External Chip Select). Does not consume Output Macrocells. Pin PD1 can optionally be configured as CLKIN, a common clock input to PLD. Pin PD2 can optionally be configured as CSI, an active low Chip Select Input to select Flash memory. Flash memory is disabled to conserve more power when CSI is logic high. Can connect CSI to ADSP-218X PWDACK output signal. Note 1: Port D pin PD0 (or any PLD input pin) can be connected to the DSP A16 output. See Figure 6. Note 3: Port D pin PD2 (or any PLD input pin) can be connected to the DSP A18 output. See Figure 6
V _{CC}		Supply Voltage
GND		Ground pins

Table 3. Pin Description



TYPICAL CONNECTIONS

Figure 6 shows a typical connection scheme. Many connection possibilities exist since many DSM pins are multipurpose. This scheme illustrates the use of a combined function BSM signal (functions as BMS and MSx), and many I/O pins. It also illustrates how to chain the DSM and DSP devices together on the JTAG bus. The JTAG connector definition depends on development and production environment requirements. A specially defined connector can be devised to combine the signals of the FlashLINK and the Analog Devices emulator. Alternatively, two separate JTAG connectors can be used, one matching the pinout of FlashLINK and the other matching the emulator pinout.

Keep in mind that signals BMS, IOMS, MSx, ADDR16, ADDR17, ADDR18 can be connected to any DSM pin that is a PLD input. I/O pins on Port B and Port C are more capable (more PLD functions) than Port D pins. It is recommended to use Port D pins primarily for decode inputs first, leaving pins on Port B and Port C available for general

logic. Figure 6 illustrates a common way to make connections.

Following are connection options to consider:

Port C JTAG: Figure 6 shows four JTAG signals (TMS, TCK, TDI, TDO) connected to the DSM. Alternatively, using six-pin JTAG (two more signals, TSTAT and TERR) can reduce ISP time by as much as 30% compared to four-pin JTAG. Other JTAG options include multiplexing JTAG pins with general I/O (see "Programming In-Circuit using JTAG ISP" on page 40 and Application Note *AN1153*), or not using JTAG at all. If no JTAG is used, the DSM device has to be programmed on a conventional programmer before it is installed on the circuit board. Using no JTAG makes more DSM I/O available.

Pins PC2 and PD2. If not all 288K address locations need to be decoded in the DSM, then ADDR18 on pin PD2 is not needed. In this case, the IOMS signal can be connected to pin PD2, freeing pin PC2 for general I/O usage.



DSM2190F4





Z

11/61

TYPICAL MEMORY MAP

There many different ways to place (or map) the addresses of DSM memory and I/O depending on system requirements. The DPLD allows complete mapping flexibility. Figure 7 shows one possible system memory map. In this case, the DSP will bootload (via DMA) the contents of Main Flash memory upon reset. The Secondary Flash memory can be used for parameter storage or additional code storage. BMS and MSx are configured in the DSP to be combined into the BMS signal, allowing the DSP to access both Flash memories at runtime (after DMA boot). The DSP may execute code

directly from the DSM and well as erase and write new code or data to DSM Flash.

The nomenclature *fs0..fs7* are designators for the individual sectors of Main Flash memory, 32K bytes each. *csboot0..csboot3* are designators for the individual Secondary Flash memory segments, 8K bytes each. *csiop* designates the DSM control register block.

The designer may easily specify memory mapping in a point-and-click software environment using PSDsoft ExpressTM.



Т

Figure 7. Typical System Memory Map

D	Space (BMS)	 	Space (IOMS	ry 5)
56000-57FFF	csboot, 8KB 2nd Flash	1	· · ·	
54000-55FFF	csboot. 8KB 2nd Flash		CSIOP	02000-020FF
52000-53FFF	csboot, 8KB 2nd Flash		256 CONTROL REGS	
50000-51FFF	csboot, 8KB 2nd Flash			
4FFFF		ı		
	fs7 32K bytes Main Flash	' 		
48000				
47FFF		1		
	fs6	I		
	32K bytes Main Flash	1		
40000		1		
3FFFF		1		
20000	155 32K bytes Main Flash	i I		
38000		1		
37FFF	fs4 32K bytes Main Flash			
30000		1		
2FFFF				
	fs3	I		
	32K bytes Main Flash	1		
28000		1		
27FFF	6.0	1		
	32K bytes Main Flash	I		
20000				
1 <i>FFF</i>				
., , , , ,	fs1 32K bytes Main Flash	· 		
18000	, , , , , , , , , , , , , , , , , , ,	1		
17FFF		1 1		
,,,,,	fs0 32K bytes Main Flash	 		
10000		1		

DSM2190F4

SPECIFYING THE MEMORY MAP WITH PSDSOFT EXPRESS[™]

The memory map shown in Figure 7 can be easily implemented using PSDsoft Express[™] in a pointand-click environment. PSDsoft Express[™] will generate Hardware Definition Language (HDL) statements of the ABEL language. Figure 8 shows the resulting equations generated by PSDsoft ExpressTM.

Figure 8. HDL Statements Generated from PSDsoft Express to Implement Memory Map



Specifying these equations using PSDsoft ExpressTM is very simple. Figure 9 shows how to specify the equation for the 32K Byte Flash memory segment, *fs2*. Notice *fs2* is qualified with the

signals <u>BMS</u>. This specification process is repeated for all other Flash memory segments, the *csiop* register block, and any external chip select signals that may be needed (ADC, etc.).

Á7/



Figure 9. PSDsoft Express[™] Memory Mapping

RUNTIME CONTROL REGISTER DEFINITION

There are up to 256 addresses decoded inside the DSM device for control and status information. 27 of these locations contain registers that the DSP can access at runtime. The base address of this block of 256 locations is referred to in this manual as *csiop* (Chip Select I/O Port). Table 4 lists the 27 registers and their offsets (in hexadecimal) from the *csiop* base address needed to access individual DSM control and status registers. The DSP will access these registers in I/O memory space using

its IOMS strobe. These registers are accesses in bytes, so the DSP should ignore the upper byte of its 16-bit I/O access.

Note1: All *csiop* registers are cleared to logic 0 at reset.

Note2: Do not write to unused locations within the *csiop* block of 256 registers. They should remain logic zero.

Register Name	Port B	Port C	Port D	Other	Description
Data In	01	10	11		MCUI/O input mode. Read to obtain current logic level of Port pins. No writes.
Data Out	05	12	13		MCU I/O output mode. Write to set logic level on Port pins. Read to check status.
Direction	07	14	15		MCU I/O mode. Configures Port pin as input or output. Write to set direction of Port pins. Logic 1 = out, Logic 0 = in. Read to check status.
Drive Select	09	16	17		Write to configure Port pins as either standard CMOS or Open Drain on some pins, while selecting high slew rate on other pins. Read to check status.
Input Macrocells	0B	18			Read to obtain state of IMCs. No writes.
Enable Out	0D	1A	1B		Read to obtain the status of the output enable logic on each I/O Port driver. No writes.
Output Macrocells AB				20	Read to get logic state of output of OMC bank AB. Write to load registers of OMC bank AB.
Output Macrocells BC				21	Read to get logic state of output of OMC bank BC. Write to load registers of OMC bank BC.
Mask Macrocells AB				22	Write to set mask for loading OMCs in bank AB. A logic 1 in a bit position will block reads/writes of the corresponding OMC. A logic 0 will pass OMC value. Read to check status.
Mask Macrocells BC				23	Write to set mask for loading OMCs in bank BC. A logic 1 in a bit position will block reads/writes of the corresponding OMC. A logic 0 will pass OMC value. Read to check status.
Main Flash Sector Protection				C0	Read to determine Main Flash Sector Protection Setting. No writes.
Security Bit and Secondary Flash Sector Protection				C2	Read to determine if DSM devices Security Bit is active. Logic 1 = device secured. Also read to determine Secondary Flash Protection Setting status. No Writes.
JTAG Enable				C7	Write to enable JTAG Pins (optional feature). Read to check status.
PMMR0				B0	Power Management Register 0. Write and read.
PMMR2				B4	Power Management Register 2. Write and read.
Page				E0	Memory Page Register. Write and read.

Table 4. CSIOP Registers and their Offsets (in hexadecimal)

57

DETAILED OPERATION

Figure 5 shows major functional areas of the device:

- Flash Memories
- PLDs (DPLD, CPLD, Page Register)
- DSP Bus Interface (Address, Data, Control)
- I/O Ports
- Runtime Control Registers
- JTAG ISP Interface

The following describes these functions in more detail.

Flash Memories

The Main Flash memory array is divided into eight equal 32K byte sectors. The Secondary Flash memory array is divided into four equal 8K byte sectors. Each sector is selected by the DPLD can be separately protected from program and erase cycles. This configuration is specified by using PS-Dsoft ExpressTM.

Memory Sector Select Signals. The DPLD generates the Select signals for all the internal memory blocks (see Figure 14). Each of the twelve sectors of the Flash memories has a select signal (*FS0-FS7, or CSBOOT0-CSBOOT3*) which contains up to three product terms. Having three product terms for each select signal allows a given sector to be mapped into multiple areas of system memory if needed.

Ready/Busy (PC3). This signal can be used to output the Ready/Busy status of the device. The output on Ready/Busy is a 0 (Busy) when either Flash memory array is being written, *or* when either Flash memory array is being erased. The output is a 1 (Ready) when no Write or Erase cycle is

in progress. This signal may be polled by the DSP or used as a DSP interrupt to indicate when an erase or program cycle is complete.

Memory Operation. The Flash memories are accessed through the DSP Address, Data, and Control Bus Interface.

DSPs and MCUs cannot write to Flash memory as it would an SRAM device. Flash memory must first be "unlocked" with a special sequence of byte write operations to invoke an internal algorithm, then a single data byte is written to the Flash memory array, then programming status is checked by a byte read operation or by checking the Ready/ Busy pin (PC3). Table 5 lists all of the special instruction sequences to program (write) data to the Flash memory arrays, erase the arrays, and check for different types of status from the arrays. These instruction sequences are different combinations of individual byte write and byte read operations. IMPORTANT: The DSP may not read and execute code from the same Flash memory array for which it is directing an instruction sequence. Or more simply stated, the DSP may not read code the same Flash array that is writing or erasing. Instead, the DSP must execute code from an alternate memory (like its own internal SRAM or a different Flash array) while sending instructions to a given Flash array. Since the two Flash memory arrays inside the DSM device are completely independent, the DSP may read code from one array while sending instructions to the other.

After a Flash memory array is programmed (written) it will go to "Read Array" mode, then the DSP can read from Flash memory just as if would from any 8-bit ROM or SRAM device.

Á7/

Table 5. Instruction Sequences^{1,2,3,4}

Instruction Sequence	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle 7
Read Memory Contents ⁵	Read byte from any valid Flash memory addr						
Read Flash Identifier (Main Flash only) ^{6,7}	Write AAh to XX555h	Write 55h to XXAAAh	Write 90h to XX555h	Read identifier with addr lines A6,A1,A0 = 0,0,1			
Read Memory Sector Protection Status ^{6,7,8}	Write AAh to XX555h	Write 55h to XXAAAh	Write 90h to XX555h	Read identifier with addr lines A6,A1,A0 = 0,1,0			
Program a Flash Byte	Write AAh to XX555h	Write 55h to XXAAAh	Write A0h to XX555h	Write (program) data to addr			
Flash Bulk Erase ⁹	Write AAh to XX555h	Write 55h to XXAAAh	Write 80h to XX555h	Write AAh to XX555h	Write 55h to XXAAAh	Write 10h to XX555h	
Flash Sector Erase ¹⁰	Write AAh to XX555h	Write 55h to XXAAAh	Write 80h to XX555h	Write AAh to XX555h	Write 55h to XXAAAh	Write 30h to another Sector	Write 30h to another Sector
Suspend Sector Erase ¹¹	Write B0h to address that activates any of FS0 - FS7						
Resume Sector Erase ¹²	Write 30h to addr that activates any of FS0 - FS7						
Reset Flash ⁶	Write F0h to address that activates any of FS0 - FS7						

Note: 1. All values are in hexadecimal, X = Don't Care

 A desired internal Flash memory sector select signal (FS0 - FS7 or CSBOOT0 - CSBOOT3) must be active for each write or read cycle. Only one of these sector select signals will be active at any given time depending on the address presented by the DSP and the memory mapping defined in PSDsoft Express. FS0 - FS7 and CSBOOT0-CSBOOT3 are active high logic internally.

3. DSP addresses A18 through A12 are Don't Care during the instruction sequence decoding. Only address bits A11-A0 are used during Flash memory instruction sequence decoding bus cycles. The individual sector select signal (FS0 - FS7 or CSBOOT0-CSBOOT3) which is active during the instruction sequences determines the complete address.

 For write operations, addresses are latched on the falling edge of Write Strobe (WR, CNTL0), Data is latched on the rising edge of Write Strobe (WR, CNTL0)

5. No Unlock or Instruction cycles are required when the device is in the Read Array mode. Operation is like reading a ROM device.

6. The Reset Flash instruction is required to return to the normal Read Array mode if the Error Flag (DQ5) bit goes High, or after reading the Flash Identifier or after reading the Sector Protection Status.

The DSP cannot invoke this instruction sequence while executing code from the same Flash memory as that for which the instruction sequence is intended. The DSP must fetch, for example, the code from the DSP SRAM when reading the Flash memory Identifier or Sector Protection Status.

8. The data is 00h for an unprotected sector, and 01h for a protected sector. In the fourth cycle, the Sector Select is active, and (A1,A0)=(1,0)

9. Directing this command to any individual active Flash memory segment (FS0 - FS7) will invoke the bulk erase of all eight Flash memory sectors.

10. DSP writes command sequence to initial segment to be erased, then writes the byte 30h to additional sectors to be erased. The byte 30h must be addressed to one of the other Flash memory segments (FS0 - FS7) for each additional segment (write 30h to any address within a desired sector). No more than 80uS can elapse between subsequent additional sector erase commands.

11. The system may perform Read and Program cycles in non-erasing sectors, read the Flash ID or read the Sector Protect Status, when in the Suspend Sector Erase mode. The Suspend Sector Erase instruction sequence is valid only during a Sector Erase cycle.

12. The Resume Sector Erase instruction sequence is valid only during the Suspend Sector Erase mode.



Instruction Sequences

An instruction sequence consists of a sequence of specific write or read operations. Each byte written to the device is received and sequentially decoded and not executed as a standard write operation to the memory array. The instruction sequence is executed when the correct number of bytes are properly received and the time between two consecutive bytes is shorter than the time-out period. Some instruction sequences are structured to include read operations after the initial write operations.

The instruction sequence must be followed exactly. Any invalid combination of instruction bytes or time-out between two consecutive bytes while addressing Flash memory resets the device logic into Read Array mode (Flash memory is read like a ROM device). The device supports the instruction sequences summarized in Table 5:

Flash memory:

- Erase memory by chip or sector
- Suspend or resume sector erase
- Program a Byte
- Reset to Read Array mode
- Read primary Flash Identifier value
- Read Sector Protection Status

These instruction sequences are detailed in Table 5. For efficient decoding of the instruction sequences, the first two bytes of an instruction sequence are the coded cycles and are followed by an instruction byte or confirmation byte. The coded cycles consist of writing the data AAh to address XX555h during the first cycle and data 55h to address XXAAAh during the second cycle. Address signals A18-A12 are Don't Care during the instruction sequence Write cycles. However, the appropriate internal Sector Select (*FS0-FS7 or CSBOOT0-CSBOOT3*) must be selected internal-ly (active, which is logic 1).

Reading Flash Memory

Under typical conditions, the DSP may read the Flash memory using read operations just as it would a ROM or RAM device. Alternately, the DSP may use read operations to obtain status information about a Program or Erase cycle that is currently in progress. Lastly, the DSP may use instruction sequences to read special data from these memory blocks. The following sections describe these read instruction sequences.

Read Memory Contents. Flash memory is placed in the Read Array mode after Power-up, chip reset, or a Reset Flash memory instruction sequence (see Table 5). The DSP can read the memory contents of the Flash memory by using read operations any time the read operation is not part of an instruction sequence.

Read Main Flash Identifier. The Main Flash memory identifier is read with an instruction sequence composed of 4 operations: 3 specific write operations and a read operation (see Table 5). During the read operation, address bits A6, A1, and A0 must be 0,0,1, respectively, and the appropriate internal Sector Select (*FS0-FS7*) must be active. The identifier is 0xE7. Not Applicable to Secondary Flash.

Read Memory Sector Protection Status. The Flash memory Sector Protection Status is read with an instruction sequence composed of 4 operations: 3 specific write operations and a read operation (see Table 5). During the read operation, address bits A6, A1, and A0 must be 0,1,0, respectively, while internal Sector Select (FS0-FS7 or CSBOOT0-CSBOOT3) designates the Flash memory sector whose protection has to be verified. The read operation produces 01h if the Flash memory sector is protected, or 00h if the sector is not protected.

The sector protection status can also be read by the DSP accessing the Flash memory Protection registers in *csiop* space. See the section entitled "Flash Memory Sector Protect" for register definitions.

Table 6. Status Bit Definition

Functional Block	FS0-FS7, or CSBOOT0-CSBOOT3	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Flash Memory	Active (the desired segment is selected)	Data Polling	Toggle Flag	Error Flag	х	Erase Time- out	х	х	х

Note: 1. X = Not guaranteed value, can be read either 1 or 0. 2. DQ7-DQ0 represent the Data Bus bits, D7-D0.

Reading the Erase/Program Status Bits. The device provides several status bits to be used by the DSP to confirm the completion of an Erase or

Program cycle of Flash memory. These status bits minimize the time that the DSP spends performing these tasks and are defined in Table 6. The status bits can be read as many times as needed.



For Flash memory, the DSP can perform a read operation to obtain these status bits while an Erase or Program instruction sequence is being executed by the embedded algorithm. See the section entitled "Programming Flash Memory", on page 19, for details.

Data Polling Flag (DQ7). When erasing or programming in Flash memory, the Data Polling Flag (DQ7) bit outputs the complement of the bit being entered for programming/writing on the Data Polling Flag (DQ7) bit. Once the Program instruction sequence or the write operation is completed, the true logic value is read on the Data Polling Flag (DQ7) bit (in a read operation).

Flash memory instruction features.

- Data Polling is effective after the fourth Write pulse (for a Program instruction sequence) or after the sixth Write pulse (for an Erase instruction sequence). It must be performed at the address being programmed or at an address within the Flash memory sector being erased.
- During an Erase cycle, the Data Polling Flag (DQ7) bit outputs a 0. After completion of the cycle, the Data Polling Flag (DQ7) bit outputs the last bit programmed (it is a 1 after erasing).
- If the byte to be programmed is in a protected Flash memory sector, the instruction sequence is ignored.
- If all the Flash memory sectors to be erased are protected, the Data Polling Flag (DQ7) bit is reset to 0 for about 100 µs, and then returns to the previous addressed byte. No erasure is performed.

Toggle Flag (DQ6). The device offers another way for determining when the Flash memory Program cycle is completed. During the internal write operation and when the Sector Select FS0-FS7 (or CSBOOT0-CSBOOT3) is true, the Toggle Flag (DQ6) bit toggles from 0 to 1 and 1 to 0 on subsequent attempts to read any byte of the memory.

When the internal cycle is complete, the toggling stops and the data read on the Data Bus D0-7 is the addressed memory byte. The device is now accessible for a new read or write operation. The cycle is finished when two successive reads yield the same output data. Flash memory specific features:

The Toggle Flag (DQ6) bit is effective after the fourth write operation (for a Program instruction sequence) or after the sixth write operation (for an Erase instruction sequence).

- If the byte to be programmed belongs to a protected Flash memory sector, the instruction sequence is ignored.
- If all the Flash memory sectors selected for erasure are protected, the Toggle Flag (DQ6) bit toggles to 0 for about 100 µs and then returns to the previous addressed byte.

Error Flag (DQ5). During a normal Program or Erase cycle, the Error Flag (DQ5) bit is to 0. This bit is set to 1 when there is a failure during Flash memory Byte Program, Sector Erase, or Bulk Erase cycle.

In the case of Flash memory programming, the Error Flag (DQ5) bit indicates the attempt to program a Flash memory bit from the programmed state, 0, to the erased state, 1, which is not valid. The Error Flag (DQ5) bit may also indicate a Time-out condition while attempting to program a byte.

In case of an error in a Flash memory Sector Erase or Byte Program cycle, the Flash memory sector in which the error occurred or to which the programmed byte belongs must no longer be used. Other Flash memory sectors may still be used. The Error Flag (DQ5) bit is reset after a Reset Flash instruction sequence.

Erase Time-out Flag (DQ3). The Erase Timeout Flag (DQ3) bit reflects the time-out period allowed between two consecutive Sector Erase instruction sequence bytes. The Erase Time-out Flag (DQ3) bit is reset to 0 after a Sector Erase cycle for a time period of $100 \,\mu\text{s} + 20\%$ unless an additional Sector Erase instruction sequence is decoded. After this time period, or when the additional Sector Erase instruction sequence is decoded, the Erase Time-out Flag (DQ3) bit is set to 1.

Programming Flash Memory

When a byte of Flash memory is programmed, individual bits are programmed to logic 0. You cannot program a bit in Flash memory to a logic 1 once it has been programmed to a logic 0. A bit must be erased to logic 1, and programmed to logic 0. That means Flash memory must be erased prior to being programmed. A byte of Flash memory is erased to all 1s (FFh). The DSP may erase the entire Flash memory array all at once or individual sector-by-sector, but not byte-by-byte. However, the DSP may program Flash memory byte-by-byte.

The Flash memory requires the DSP to send an instruction sequence to program a byte or to erase sectors (see Table 5).

Once the DSP issues a Flash memory Program or Erase instruction sequence, it must check for the status bits for completion. The embedded algorithms that are invoked inside the device provide several ways give status to the DSP. Status may

DSM2190F4

be checked using any of three methods: Data Polling, Data Toggle, or Ready/Busy (pin PC3).

Data Polling. Polling on the Data Polling Flag (DQ7) bit is a method of checking whether a Program or Erase cycle is in progress or has completed. Figure 10 shows the Data Polling algorithm.

When the DSP issues a Program instruction sequence, the embedded algorithm within the device begins. The DSP then reads the location of the byte to be programmed in Flash memory to check status. The Data Polling Flag (DQ7) bit of this location becomes the compliment of bit 7 of the original data byte to be programmed. The DSP continues to poll this location, comparing the Data Polling Flag (DQ7) bit and monitoring the Error Flag (DQ5) bit. When the Data Polling Flag (DQ7) bit matches bit7 of the original data, and the Error Flag (DQ5) bit remains 0, then the embedded algorithm is complete. If the Error Flag (DQ5) bit is 1, the DSP should test the Data Polling Flag (DQ7) bit again since the Data Polling Flag (DQ7) bit may have changed simultaneously with the Error Flag (DQ5) bit (see Figure 10).

The Error Flag (DQ5) bit is set if either an internal time-out occurred while the embedded algorithm attempted to program the byte or if the DSP attempted to program a 1 to a bit that was not erased (not erased is logic 0).

It is suggested (as with all Flash memories) to read the location again after the embedded programming algorithm has completed, to compare the byte that was written to the Flash memory with the byte that was intended to be written.

When using the Data Polling method during an Erase cycle, Figure 10 still applies. However, the Data Polling Flag (DQ7) bit is 0 until the Erase cycle is complete. A 1 on the Error Flag (DQ5) bit indicates a time-out condition on the Erase cycle, a 0 indicates no error. The DSP can read any location within the sector being erased to get the Data Polling Flag (DQ7) bit and the Error Flag (DQ5) bit.

PSDsoft Express generates ANSI C code functions which implement these Data Polling algorithms.

Figure 10. Data Polling Flowchart



Data Toggle. Checking the Toggle Flag (DQ6) bit is a method of determining whether a Program or Erase cycle is in progress or has completed. Figure 11 shows the Data Toggle algorithm.

When the DSP issues a Program instruction sequence, the embedded algorithm within the device begins. The DSP then reads the location of the byte to be programmed in Flash memory to check status. The Toggle Flag (DQ6) bit of this location toggles each time the DSP reads this location until the embedded algorithm is complete. The DSP continues to read this location, checking the Toggle Flag (DQ6) bit and monitoring the Error Flag (DQ5) bit. When the Toggle Flag (DQ6) bit stops toggling (two consecutive reads yield the same value), and the Error Flag (DQ5) bit remains 0, then the embedded algorithm is complete. If the Error Flag (DQ5) bit is 1, the DSP should test the Toggle Flag (DQ6) bit again, since the Toggle Flag (DQ6) bit may have changed simultaneously with the Error Flag (DQ5) bit (see Figure 11).

\$77



Figure 11. Data Toggle Flowchart

The Error Flag (DQ5) bit is set if either an internal time-out occurred while the embedded algorithm attempted to program the byte, or if the DSP attempted to program a 1 to a bit that was not erased (not erased is logic 0).

It is suggested (as with all Flash memories) to read the location again after the embedded programming algorithm has completed, to compare the byte that was written to Flash memory with the byte that was intended to be written.

When using the Data Toggle method after an Erase cycle, Figure 11 still applies. the Toggle Flag (DQ6) bit toggles until the Erase cycle is complete. A 1 on the Error Flag (DQ5) bit indicates a time-out condition on the Erase cycle, a 0 indicates no error. The DSP can read any location within the sector being erased to get the Toggle Flag (DQ6) bit and the Error Flag (DQ5) bit.

PSDsoft Express generates ANSI C code functions which implement these Data Toggling algorithms.

Erasing Flash Memory

Flash Bulk Erase. The Flash Bulk Erase instruction sequence uses six write operations followed by a read operation of the status register, as described in Table 5. If any byte of the Bulk Erase instruction sequence is wrong, the Bulk Erase instruction sequence aborts and the device is reset to the Read Flash memory status. The Bulk Erase command may be addresses to any one individual valid Flash memory segment (*FS0-FS7 or CSBOOT0-CSBOOT3*) and the entire array (all segments in one array) will be erased.

During a Bulk Erase, the memory status may be checked by reading the Error Flag (DQ5) bit, the Toggle Flag (DQ6) bit, and the Data Polling Flag (DQ7) bit, as detailed in the section entitled "Programming Flash Memory", on page 19. The Error Flag (DQ5) bit returns a 1 if there has been an Erase Failure (maximum number of Erase cycles have been executed).

It is not necessary to program the memory with 00h because the device automatically does this before erasing to 0FFh.

During execution of the Bulk Erase instruction sequence, the Flash memory does not accept any instruction sequences.

The address provided with the Flash Bulk Erase command sequence (Table 5) may select any one of the eight internal Flash memory Sector Select signals FS0 - FS7 or one of the four signals CSBOOT0-CSBOOT3. An erase of that entire Flash memory array will occur even though the command was sent to just one Flash memory sector.

Flash Sector Erase. The Sector Erase instruction sequence uses six write operations, as described in Table 5. Additional Flash Sector Erase codes and Flash memory sector addresses can be written subsequently to erase other Flash memory sectors in parallel, without further coded cycles, if the additional bytes are transmitted in a shorter time than the time-out period of about 100 μ s. The input of a new Sector Erase code restarts the time-out period.

The status of the internal timer can be monitored through the level of the Erase Time-out Flag (DQ3) bit. If the Erase Time-out Flag (DQ3) bit is 0, the Sector Erase instruction sequence has been received and the time-out period is counting. If the Erase Time-out Flag (DQ3) bit is 1, the time-out period has expired and the device is busy erasing the Flash memory sector(s). Before and during Erase time-out, any instruction sequence other than Suspend Sector Erase and Resume Sector Erase instruction sequences abort the cycle that is currently in progress, and reset the device to Read Array mode. It is not necessary to program the Flash memory sector with 00h as the device does this automatically before erasing (byte=FFh).

During a Sector Erase, the memory status may be checked by reading the Error Flag (DQ5) bit, the Toggle Flag (DQ6) bit, and the Data Polling Flag (DQ7) bit, as detailed in the section entitled "Programming Flash Memory", on page 19.

57

During execution of the Erase cycle, the Flash memory accepts only Reset and Suspend Sector Erase instruction sequences. Erasure of one Flash memory sector may be suspended, in order to read data from another Flash memory sector, and then resumed.

The address provided with the initial Flash Sector Erase command sequence (Table 5) must select the first desired sector (FS0 - FS7 or CSBOOT0-CSBOOT3) to erase. Subsequent sector erase commands that are appended on within the timeout period must be addressed to other desired segments (FS0 - FS7 or CSBOOT0-CSBOOT3).

Suspend Sector Erase. When a Sector Erase cycle is in progress, the Suspend Sector Erase instruction sequence can be used to suspend the cycle by writing 0B0h to any address when an appropriate Sector Select (FS0-FS7 or CSBOOT0-CSBOOT3) is selected (See Table 5). This allows reading of data from another Flash memory sector after the Erase cycle has been suspended. Suspend Sector Erase is accepted only during an Erase cycle and defaults to Read mode. A Suspend Sector Erase instruction sequence executed during an Erase time-out period, in addition to suspending the Erase cycle, terminates the time out period.

The Toggle Flag (DQ6) bit stops toggling when the device internal logic is suspended. The status of this bit must be monitored at an address within the Flash memory sector being erased. The Toggle Flag (DQ6) bit stops toggling between 0.1 μ s and 15 μ s after the Suspend Sector Erase instruction sequence has been executed. The device is then automatically set to Read mode.

If an Suspend Sector Erase instruction sequence was executed, the following rules apply:

- Attempting to read from a Flash memory sector that was being erased outputs invalid data.
- Reading from a Flash memory sector that was not being erased is valid.

- The Flash memory *cannot* be programmed, and only responds to Resume Sector Erase and Reset Flash instruction sequences (Read is an operation and is allowed).
- If a Reset Flash instruction sequence is received, data in the Flash memory sector that was being erased is invalid.

Resume Sector Erase. If a Suspend Sector Erase instruction sequence was previously executed, the erase cycle may be resumed with this instruction sequence. The Resume Sector Erase instruction sequence consists of writing 030h to any address while an appropriate Sector Select (FS0-FS7 or CSBOOT0-CSBOOT3) is active. (See Table 5.)

Flash Memory Sector Protect.

Each Flash memory sector can be separately protected against Program and Erase cycles. Sector Protection provides additional data security because it disables all Program or Erase cycles. This mode can be activated through the JTAG Port or a Device Programmer. Sector protection can be selected for each sector using PSDsoft Express.

This automatically protects selected sectors when the device is programmed through the JTAG Port or a Device Programmer. Flash memory sectors can be unprotected to allow updating of their contents using the JTAG Port or a Device Programmer. The DSP can read (but cannot change) the sector protection bits.

Any attempt to program or erase a protected Flash memory sector is ignored by the device. The Verify operation results in a read of the protected data. This allows a guarantee of the retention of the Protection status.

The sector protection status can be read by the DSP through the Main Flash memory protection register (in the *csiop* block) as defined in Table 7, and Secondary Flash memory protection register in Table 8.

Table 7 Main	Elseh M	omory Drote	oction Pogia	star Dafinitian
	1 10311 101		cuon negis	

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sec7_Prot	Sec6_Prot	Sec5_Prot	Sec4_Prot	Sec3_Prot	Sec2_Prot	Sec1_Prot	Sec0_Prot

Note: Bit Definitions:

Sec<i>_Prot 1 = Flash memory sector <i> is write protected.

Sec<i>_Prot 0 = Flash memory sector <i> is not write protected.

Table 8. Secondary Flash Memory Protection/Security Bit Register Definition

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Security_Bit	not used	not used	not used	Sec3_Prot	Sec2_Prot	Sec1_Prot	Sec0_Prot

Note: Security_Bit = 1, device is secured.

Note: Sec<i>_Prot 1 = Flash memory sector <i> is write protected.

Sec<i>_Prot 0 = Flash memory sector <i> is not write protected.



DSM Security Bit

A programmable security bit in the DSM protects its contents from unauthorized viewing and copying. When set, the security bit will block access of programming devices (JTAG or others) to the DSM Flash memory and PLD configuration. The only way to defeat the security bit is to erase the entire DSM device, after which the device is blank and may be used again. The DSP will always have access to Flash memory contents through the 8-bit data port even while the security bit is set. The DSP can read the status of the security bit (but it cannot change it) by reading the Device Security register in the *csiop* block as defined in Table 8.

Reset Flash

The Reset Flash instruction sequence resets the internal memory logic state machine and puts Flash memory into Read Array mode. It consists of one write cycle (see Table 5). It must be executed after:

- Reading the Flash Protection Status or Flash ID
- An Error condition has occurred (and the device has set the Error Flag (DQ5) bit to 1) during a Flash memory Program or Erase cycle.

The Reset Flash instruction sequence puts the Flash memory back into normal Read Array mode. It may take the Flash memory up to a few milliseconds to complete the Reset cycle. The Reset Flash instruction sequence is ignored when it is issued during a Program or Bulk Erase cycle of the Flash memory. The Reset Flash instruction sequence aborts any on-going Sector Erase cycle, and returns the Flash memory to the normal Read Array mode within a few milliseconds.

Page Register

The 8-bit Page Register increases the addressing capability of the DSP by a factor of up to 256. The contents of the register can also be read by the DSP. The outputs of the Page Register (PG0-PG7) are inputs to the DPLD decoder and can be included in the Sector Select (*FS0-FS7 or CSBOOT0-CSBOOT3*) equations. See Figure 12.

If memory paging is not needed, or if not all 8 page register bits are needed for memory paging, then these bits may be used in the CPLD for general logic. The eight flip-flops in the register are connected to the internal data bus D0-D7. The DSP can write to or read from the Page Register. The Page Register can be accessed at address location csiop + E0h. Page Register outputs are cleared to logic 0 at reset.

Figure 12. Page Register



PLDs

The PLDs bring programmable logic to the device. After specifying the logic for the PLDs using PSDsoft Express, the logic is programmed into the device and available upon Power-up.

The PLDs have selectable levels of performance and power consumption.

The device contains two PLDs: the Decode PLD (DPLD), and the Complex PLD (CPLD), as shown in Figure 13.

Input Source	Input Name	Number of Signals
DSP Address Bus ¹	A15-A0	16
DSP Control Signals ²	CNTL2-CNTL0	3
Reset	RST	1
PortB Input Macrocells	PB7-PB0	8
PortC Input Macrocells	PC7-PC0	8
Port D Inputs	PD2-PD0	3
Page Register	PG7-PG0	8
Macrocell AB Feedback	MCELLAB FB7-0	8
Macrocell BC Feedback	MCELLBC FB7-0	8
Flash memory Program Status Bit	Ready/Busy	1

Table 9. DPLD and CPLD Inputs

Note: 1. DSP address lines A16, A17, and others may enter the DSM device on any pin on ports B, C, or D. See Figure 6 for recommended connections.

2. Additional DSP control signals may enter the DMS device on any pin on Ports B, C, or D. See Figure 6 for recommended connections.

/

The DPLD performs address decoding, and generates select signals for internal and external components, such as memory, registers, and I/O ports. The DPLD can generates External Chip Select (ECS0-ECS2) signals on Port D.

The CPLD can be used for logic functions, such as loadable counters and shift registers, state machines, and encoding and decoding logic. These logic functions can be constructed using the 16 Output Macrocells (OMC), 16 Input Macrocells (IMC), and the AND Array.

The AND Array is used to form product terms. These product terms are configured from the logic definition entered in PSDsoft Express. An Input Bus consisting of 64 signals is connected to the PLDs. Input signals are shown in Table 9. Turbo Bit. The PLDs in the device can minimize power consumption by switching off when inputs remain unchanged for an extended time of about 70 ns. Resetting the Turbo bit to 0 (Bit 3 of the PMMR0 register) automatically places the PLDs into standby if no inputs are changing. Turning the Turbo mode off increases propagation delays while reducing power consumption. Additionally, five bits are available in the PMMR registers in csiop to block DSP control signals from entering the PLDs. This reduces power consumption and can be used only when these DSP control signals are not used in PLD logic equations. Each of the two PLDs has unique characteristics suited for its applications. They are described in the following sections.

Á7/





DECODE PLD (DPLD)

The DPLD, shown in Figure 14, is used for decoding the address for internal and external components. The DPLD can be used to generate the following decode signals:

- 8 Main Flash memory Sector Select (FS0-FS7) signals with three product terms each
- 4 Secondary Flash memory Sector Select (CSBOOT0-CSBOOT3) signals with three product terms each
- 1 internal *csiop* select for DSM device control and status registers (*csiop* is the base address of the block of 256 byte locations)
- 1 JTAG Select signal (enables JTAG operations on Port C when multiplexing JTAG signals with general I/O signals)
- 3 external chip select output signals for Port D pins, each with one product term.



Figure 14. DPLD Logic Array

A7/