# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# DSP56303

#### 24-Bit Digital Signal Processor




Figure 1. DSP56303 Block Diagram

The DSP56303 is a member of the DSP56300 core family of programmable CMOS DSPs. Significant architectural features of the DSP56300 core family include a barrel shifter, 24-bit addressing, instruction cache, and DMA. The DSP56303 offers 100 MMACS using an internal 100 MHz clock at 3.0–3.6 volts. The DSP56300 core family offers a rich instruction set and low power dissipation, as well as increasing levels of speed and power to enable wireless, telecommunications, and multimedia products.



## **Table of Contents**

		Data Sheet Conventions	ii
		Features	iii
		Target Applications	iv
		Product Documentation	iv
Chapter 1	Signa	als/Connections	
	1.1	Power	
	1.2	Ground	
	1.3	Clock	
	1.5	External Memory Expansion Port (Port A)	
	1.6	Interrupt and Mode Control	
	1.7	Host Interface (HI08)	
	1.8	Enhanced Synchronous Serial Interface 0 (ESSI0)	1-11
	1.9	Enhanced Synchronous Serial Interface 1 (ESSI1)	
	1.10	Serial Communication Interface (SCI)	1-14
	1.11	Timers	1-15
	1.12	JTAG and OnCE Interface	1-16
Chapter 2	Spec	ifications	
	2.1	Maximum Ratings	
	2.3	Thermal Characteristics	
	2.4	DC Electrical Characteristics	
	2.5	AC Electrical Characteristics	
Chapter 3	Packa	aging	
	3.1	TQFP Package Description	
	3.2	TQFP Package Mechanical Drawing	
	3.3	MAP-BGA Package Description	
	3.4	MAP-BGA Package Mechanical Drawing	
Chapter 4	Desig	gn Considerations	
	4.1	Thermal Design Considerations	4-1
	4.2	Electrical Design Considerations	
	4.3	Power Consumption Considerations	
	4.4	PLL Performance Issues	4-4
	4.5	Input (EXTAL) Jitter Requirements	4-5

Appendix A Power Consumption Benchmark

#### **Data Sheet Conventions**

OVERBAR	Indicates a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)			
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low			
"deasserted"	Means that a high true	e (active high) signal is	low or that a low true (active	low) signal is high
Examples:	Signal/Symbol	Lagia State	Cianal Ctata	<b>X</b> 7-14
Examples.	Signal/Symbol	Logic State	Signal State	Voltage
Examples.		True	Asserted	Voltage V <sub>IL</sub> /V <sub>OL</sub>
Examples.	e .	e	8	e
Examples.	PIN	True	Asserted	V <sub>IL</sub> /V <sub>OL</sub>

Note: Values for  $V_{IL}$ ,  $V_{OL}$ ,  $V_{IH}$ , and  $V_{OH}$  are defined by individual product specifications.

DSP56303 Technical Data, Rev. 11



# Features

**Table 1** lists the features of the DSP56303 device.

Feature		Description				
High-Performance DSP56300 Core	<ul> <li>100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal</li> <li>Object code compatible with the DSP56000 core with highly parallel instruction set</li> <li>Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit parallel multiplier-accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control</li> <li>Program control unit (PCU) with position-independent code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), internal instruction cache controller, internal memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts</li> <li>Direct memory access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals</li> <li>Phase-lock loop (PLL) allows change of low-power divide factor (DF) without loss of lock and output clock with skew elimination</li> <li>Hardware debugging support including on-chip emulation (OnCE') module, Joint Test Action Group (JTAG) test access port (TAP)</li> </ul>					
<ul> <li>Internal Peripherals</li> <li>Enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and proving glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs</li> <li>Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (six-channel home theater)</li> <li>Serial communications interface (SCI) with baud rate generator</li> <li>Triple timer module</li> <li>Up to thirty-four programmable general-purpose input/output (GPIO) pins, depending on which peripare enabled</li> </ul>					, and DSPs ansmitters (allows	
Internal Memories	<ul> <li>192 × 24-bit bo</li> <li>8 K × 24-bit RA</li> <li>Program RAM, if</li> <li>Program RAM</li> <li>Size</li> <li>4096 × 24-bit</li> <li>3072 × 24-bit</li> <li>2048 × 24-bit</li> <li>1024 × 24-bit</li> </ul>	M total	X data RAM, and X <b>X Data RAM</b> <b>Size</b> 2048 × 24-bit 2048 × 24-bit 3072 × 24-bit 3072 × 24-bit	Y data RAM sizes $3$ Y Data RAM Size 2048 $\times$ 24-bit 2048 $\times$ 24-bit 3072 $\times$ 24-bit 3072 $\times$ 24-bit	are programmable Instruction Cache disabled enabled disabled enabled	e: Switch Mode disabled disabled enabled enabled
External Memory Expansion	<ul> <li>Data memory expansion to two 256 K × 24-bit word memory spaces using the standard external address lines</li> <li>Program memory expansion to one 256 K × 24-bit words memory space using the standard external address lines</li> <li>External memory expansion port</li> <li>Chip select logic for glueless interface to static random access memory (SRAMs)</li> <li>Internal DRAM Controller for glueless interface to dynamic random access memory (DRAMs)</li> </ul>					
Power Dissipation	<ul> <li>Very low-power CMOS design</li> <li>Wait and Stop low-power standby modes</li> <li>Fully static design specified to operate down to 0 Hz (dc)</li> <li>Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)</li> </ul>					
Packaging	<ul><li>144-pin TQFP p</li><li>196-pin molded</li></ul>	•	ee or lead-bearing v grid array (MAP-BC		d-free or lead-bea	aring versions

#### Table 1. DSP56303 Features



### **Target Applications**

Examples include:

- Multi-line voice/data/fax processing
- Video conferencing
- Audio applications
- Control

# **Product Documentation**

The documents listed in **Table 2** are required for a complete description of the DSP56303 device and are necessary to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, or a Freescale Semiconductor Literature Distribution Center. For documentation updates, visit the Freescale DSP website. See the contact information on the back cover of this document.

Name	Description	Order Number
DSP56303 User's Manual	Detailed functional description of the DSP56303 memory configuration, operation, and register programming	DSP56303UM
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM
Application Notes	Documents describing specific applications or optimized device operation including code examples	See the DSP56303 product website

#### Table 2. DSP56303 Documentation

# Signals/Connections


The DSP56303 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56303 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

Eventional Orean			Number of Signals	
Functional Group	TQFP	MAP-BGA		
Power (V <sub>CC</sub> )		18	18	
Ground (GND)		19	66	
Clock		2	2	
PLL		3	3	
Address bus		18	18	
Data bus	Port A <sup>1</sup>	24	24	
Bus control	13	13		
Interrupt and mode control		5	5	
Host interface (HI08)	16	16		
Enhanced synchronous serial interface (ESSI)	12	12		
Serial communication interface (SCI)	3	3		
Timer		3	3	
OnCE/JTAG Port		6	6	
<ol> <li>Port A signals define the external memory interface port, i</li> <li>Port B signals are the HI08 port signals multiplexed with the</li> <li>Port C and D signals are the two ESSI port signals multiplexed with the</li> <li>Port E signals are the SCI port signals multiplexed with the</li> <li>There are 2 signal connections in the TQFP package and These are designated as no connect (NC) in the package</li> </ol>	he GPIO signals. lexed with the GPIO signals. e GPIO signals. 7 signal connections in the MAP-BO		C C	

Table 1-1.	DSP56303 Functional Signal Groupings
	Dor 50505 i unclional olgital diouplings

**Note:** This chapter refers to a number of configuration registers used to select individual multiplexed signal functionality. Refer to the *DSP56303 User's Manual* for details on these configuration registers.





- Notes: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0–15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity.
  - 2. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0–5]), Port D GPIO signals (PD[0–5]), and Port E GPIO signals (PE[0–2]), respectively.
  - 3. TIO[0–2] can be configured as GPIO signals.
  - 4. Ground connections shown in this figure are for the TQFP package. In the MAP-BGA package, in addition to the GND<sub>P</sub> and GND<sub>P1</sub> connections, there are 64 GND connections to a common internal package ground plane.

Figure 1-1. Signals Identified by Functional Group

DSP56303 Technical Data, Rev. 11



# 1.1 Power

Table 1-2.	Power Inp	uts
------------	-----------	-----

Power Name	Description		
V <sub>CCP</sub>	<b>PLL Power</b> — $V_{CC}$ dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the $V_{CC}$ power rail.		
V <sub>CCQ</sub>	Quiet Power—An isolated power for the core processing logic. This input must be isolated externally from all other chip power inputs.		
V <sub>CCA</sub>	Address Bus Power—An isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V <sub>CCQ</sub> .		
V <sub>CCD</sub>	<b>Data Bus Power</b> —An isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V <sub>CCQ</sub> .		
V <sub>CCC</sub>	Bus Control Power—An isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V <sub>CCQ</sub> .		
V <sub>CCH</sub>	Host Power—An isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V <sub>CCQ</sub> .		
V <sub>CCS</sub>	<b>ESSI, SCI, and Timer Power</b> —An isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V <sub>CCQ</sub> .		
Note: The user m	ust provide adequate external decoupling capacitors for all power connections.		

# 1.2 Ground

ınds <sup>1</sup>
1

Ground	l Nan	ne	Description			
GND <sub>P</sub>			<b>PLL Ground</b> —Ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. $V_{CCP}$ should be bypassed to GND <sub>P</sub> by a 0.47 $\mu$ F capacitor located as close as possible to the chip package.			
GND <sub>P1</sub>			<b>PLL Ground 1</b> —Ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground.			
GND <sub>Q</sub> <sup>2</sup>			<b>Quiet Ground</b> —An isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
GND <sub>A</sub> <sup>2</sup>			<b>Address Bus Ground</b> —An isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
${\rm GND}_{\rm D}^2$			<b>Data Bus Ground</b> —An isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
GND <sub>C</sub> <sup>2</sup>			<b>Bus Control Ground</b> —An isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
GND <sub>H</sub> <sup>2</sup>			<b>Host Ground</b> —An isolated ground for the HI08 I/O drivers. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
GND <sub>S</sub> <sup>2</sup>			<b>ESSI, SCI, and Timer Ground</b> —An isolated ground for the ESSI, SCI, and timer I/O drivers. This connection must be tied externally to all other chip ground connections, except GND <sub>P</sub> and GND <sub>P1</sub> . The user must provide adequate external decoupling capacitors.			
GND <sup>3</sup>			Ground—Connected to an internal device ground plane.			
Notes:	1. 2. 3.	The	e user must provide adequate external decoupling capacitors for all GND connections. ese connections are only used on the TQFP package. ese connections are common grounds used on the MAP-BGA package.			



#### 1.3 Clock

Table 1-4.	Clock Signals
	Clock Orginalo

Signal Name	Туре	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal Input—Interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip-driven	<b>Crystal Output</b> —Connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.

# 1.4 PLL

Signal Name	Туре	State During Reset	Signal Description
CLKOUT	Output	Chip-driven	<b>Clock Output</b> —Provides an output clock synchronized to the internal core clock phase.
			If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL.
			If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.
PCAP	Input	Input	<b>PLL Capacitor</b> —An input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to $V_{CCP}$ .
			If the PLL is not used, PCAP can be tied to $V_{CC}$ , GND, or left floating.
PINIT	Input	Input	<b>PLL Initial</b> —During assertion of RESET, the value of PINIT is written into the PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether the PLL is enabled or disabled.
NMI	Input		<b>Nonmaskable Interrupt</b> —After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request internally synchronized to CLKOUT.
			Note: PINIT/NMI can tolerate 5 V.

#### **Table 1-5.**Phase-Locked Loop Signals

## 1.5 External Memory Expansion Port (Port A)

**Note:** When the DSP56303 enters a low-power standby mode (stop or wait), it releases bus mastership and tristates the relevant Port A signals: A[0–17], D[0–23], AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS.

#### 1.5.1 External Address Bus

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
A[0-17]	Output	Tri-stated	Address Bus—When the DSP is the bus master, A[0–17] are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A[0–17] do not change state when external memory spaces are not being accessed.

 Table 1-6.
 External Address Bus Signals



#### 1.5.2 External Data Bus

Table 1-7.	External Data Bus Signals
------------	---------------------------

Signal Name	Туре	State During Reset	State During Stop or Wait	Signal Description
D[0–23]	Input/ Output	Ignored Input	Last state: <i>Input</i> : Ignored <i>Output</i> : Tri-stated	<b>Data Bus</b> —When the DSP is the bus master, D[0–23] are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D[0–23] are tri-stated.

#### 1.5.3 External Bus Control

Table 1-8.	External Bus Control Signals
	External Bac Control Orginalo

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
AA[0-3]	Output	Tri-stated	Address Attribute—When defined as AA, these signals can be used as chip selects or additional address lines. The default use defines a priority scheme under which only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit (Bit 14) of the Operating Mode Register, the priority mechanism is disabled and the lines can be used together as four external lines that can be decoded externally into 16 chip select signals.
RAS[0-3]	Output		<b>Row Address Strobe</b> —When defined as $\overline{RAS}$ , these signals can be used as $\overline{RAS}$ for DRAM interface. These signals are tri-statable outputs with programmable polarity.
RD	Output	Tri-stated	<b>Read Enable</b> —When the DSP is the bus master, $\overline{RD}$ is an active-low output that is asserted to read external memory on the data bus (D[0–23]). Otherwise, $\overline{RD}$ is tristated.
WR	Output	Tri-stated	<b>Write Enable</b> —When the DSP is the bus master, $\overline{WR}$ is an active-low output that is asserted to write external memory on the data bus (D[0–23]). Otherwise, the signals are tri-stated.
TA	Input	Ignored Input	<b>Transfer Acknowledge</b> —If the DSP56303 is the bus master and there is no external bus activity, or the DSP56303 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2 infinity) can be added to the wait states inserted by the bus control register (BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the BCR, whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.
BR	Output	Reset: Output (deasserted) State during Stop/Wait depends on BRH bit setting: • BRH = 0: Output, deasserted • BRH = 1: Maintains last state (that is, if asserted, remains asserted)	<b>Bus Request</b> —Asserted when the DSP requests bus mastership. $\overline{BR}$ is deasserted when the DSP no longer needs the bus. $\overline{BR}$ may be asserted or deasserted independently of whether the DSP56303 is a bus master or a bus slave. Bus "parking" allows $\overline{BR}$ to be deasserted even though the DSP56303 is the bus master. (See the description of bus "parking" in the $\overline{BB}$ signal description.) The bus request hold (BRH) bit in the BCR allows $\overline{BR}$ to be asserted under software control even though the DSP does not need the bus. $\overline{BR}$ is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. $\overline{BR}$ is affected only by DSP requests for the external bus, never for the internal bus. During hardware reset, $\overline{BR}$ is deasserted and the arbitration is reset to the bus slave state.



Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
BG	Input	Ignored Input	Bus Grant—Asserted by an external bus arbitration circuit when the DSP56303 becomes the next bus master. When $\overline{BG}$ is asserted, the DSP56303 must wait until $\overline{BB}$ is deasserted before taking bus mastership. When $\overline{BG}$ is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution.The default operation of this bit requires a setup and hold time as specified in Table 2- 14. An alternate mode can be invoked: set the asynchronous bus arbitration enable (ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set, $\overline{BG}$ and $\overline{BB}$ are synchronized internally. This eliminates the respective setup and hold time requirements but adds a required delay between the deassertion of an initial $\overline{BG}$ input 
BB	Input/ Output	Ignored Input	Bus BusyIndicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. Called "bus parking," this allows the current bus master to reuse the bus without rearbitration until another device requires the bus. BB is 
CAS	Output	Tri-stated	<b>Column Address Strobe</b> —When the DSP is the bus master, <u>CAS</u> is an active-low output used by DRAM to strobe the column address. Otherwise, if the Bus Mastership Enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
BCLK	Output	Tri-stated	Bus Clock When the DSP is the bus master, BCLK is active when the Operating Mode Register Address Trace Enable bit is set. When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle.
BCLK	Output	Tri-stated	Bus Clock Not When the DSP is the bus master, BCLK is the inverse of the BCLK signal. Otherwise, the signal is tri-stated.

 Table 1-8.
 External Bus Control Signals (Continued)



# **1.6 Interrupt and Mode Control**

The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset. After **RESET** is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State During Reset	Signal Description	
RESET	Input	Schmitt-trigger Input	<b>Reset</b> —Places the chip in the Reset state and resets the internal phase generator. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after powerup.	
MODA	Input	Schmitt-trigger Input	<b>Mode Select A</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
ĪRQA	Input		<b>External Interrupt Request A</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the STOP or WAIT standby state and IRQA is asserted, the processor exits the STOP or WAIT state.	
MODB	Input	Schmitt-trigger Input	<b>Mode Select B</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
ĪRQB	Input		<b>External Interrupt Request B</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQB is asserted, the processor exits the WAIT state.	
MODC	Input	Schmitt-trigger Input	<b>Mode Select C</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
IRQC	Input		<b>External Interrupt Request C</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQC is asserted, the processor exits the WAIT state.	
MODD	Input	Schmitt-trigger Input	<b>Mode Select D</b> —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.	
IRQD	Input		<b>External Interrupt Request D</b> —After reset, this input becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQD is asserted, the processor exits the WAIT state.	
Note: These signals are all 5 V tolerant.				



#### \_\_\_\_\_

# 1.7 Host Interface (HI08)

The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.

### 1.7.1 Host Port Usage Considerations

Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in **Table 1-10**.

Action	Description		
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid.		
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register.		
Asynchronous write to host vector	The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.		

Table 1-10. Host Port Usage Considerations
--------------------------------------------

## 1.7.2 Host Port Configuration

HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
H[0-7]	Input/Output	Ignored Input	<b>Host Data</b> —When the HI08 is programmed to interface with a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional Data bus.
HAD[0-7]	Input/Output		<b>Host Address</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional multiplexed Address/Data bus.
PB[0-7]	Input or Output		<b>Port B 0–7</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register.

Table 1-11. Host Interface



Table 1-11.	Host Interface	(Continued)
-------------	----------------	-------------

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
HA0	Input	Ignored Input	Host Address Input 0—When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
HAS/HAS	Input		<b>Host Address Strobe</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		<b>Port B 8</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA1	Input	Ignored Input	<b>Host Address Input 1</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input		<b>Host Address 8</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
PB9	Input or Output		<b>Port B 9</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA2	Input	Ignored Input	<b>Host Address Input 2</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
НАЭ	Input		<b>Host Address 9</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
PB10	Input or Output		<b>Port B 10</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HCS/HCS	Input	Ignored Input	<b>Host Chip Select</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable but is configured active-low (HCS) after reset.
HA10	Input		Host Address 10—When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input or Output		<b>Port B 13</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HRW	Input	Ignored Input	Host Read/Write—When the HI08 is programmed to interface with a single- data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/HRD	Input		<b>Host Read Data</b> —When the HI08 is programmed to interface with a double- data-strobe host bus and the HI function is selected, this signal is the HRD strobe Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HRD) after reset.
PB11	Input or Output		<b>Port B 11</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.



als/Connections

Table 1-11.	Host Interface	(Continued)
-------------	----------------	-------------

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
HDS/HDS	Input	Ignored Input	<b>Host Data Strobe</b> —When the HI08 is programmed to interface with a single- data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HDS) following reset.
HWR/HWR	Input		<b>Host Write Data</b> —When the HI08 is programmed to interface with a double- data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HWR) following reset.
PB12	Input or Output		<b>Port B 12</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HREQ/HREQ	Output	Ignored Input	<b>Host Request</b> —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host request (HREQ) output. The polarity of the host request is programmable but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/HTRQ	Output		<b>Transmit Host Request</b> —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		<b>Port B 14</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HACK/HACK	Input	Ignored Input	<b>Host Acknowledge</b> —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable but is configured as active-low (HACK) after reset.
HRRQ/HRRQ	Output		<b>Receive Host Request</b> —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		<b>Port B 15</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
• If t • If t <b>2.</b> The	he Stop state, the sig he last state is input, he last state is outpu Wait processing sta nputs are 5 V toleran	the signal is an igno t, the signal is tri-sta te does not affect the	ored input. tted.



### 1.8 Enhanced Synchronous Serial Interface 0 (ESSI0)

Two synchronous serial interfaces (ESSI0 and ESSI1) provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the serial peripheral interface (SPI).

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SC00	Input or Output	Ignored Input	<b>Serial Control 0</b> —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PC0	Input or Output		<b>Port C 0</b> —The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port C Direction Register. The signal can be configured as ESSI signal SC00 through the Port C Control Register.
SC01	Input/Output	Ignored Input	<b>Serial Control 1</b> —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for transmitter 2 output or for serial I/O flag 1.
PC1	Input or Output		<b>Port C 1</b> —The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC01 through the Port C Control Register.
SC02	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output		<b>Port C 2</b> —The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC02 through the Port C Control Register.
SCK0	Input/Output	Ignored Input	<b>Serial Clock</b> —Provides the serial bit rate clock for the ESSI. The SCK0 is a clock input or output, used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3	Input or Output		<b>Port C 3</b> —The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SCK0 through the Port C Control Register.
SRD0	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD0 is an input when data is received.
PC4	Input or Output		<b>Port C 4</b> —The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SRD0 through the Port C Control Register.

Table 1-12.	Enhanced Synchronous Serial Interface 0



Table 1-12.	Enhanced Synchronous Seria	I Interface 0 (Continued)
-------------	----------------------------	---------------------------

Signal Nam	ne Type	State During Reset <sup>1,2</sup>	Signal Description
STD0	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD0 is an output when data is transmitted.
PC5	Input or Output		<b>Port C 5</b> —The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal STD0 through the Port C Control Register.
2.	In the Stop state, the sig If the last state is input If the last state is output The Wait processing state All inputs are 5 V tolerar	, the signal is an ign it, the signal is tri-sta te does not affect th	ored input. ated.

# 1.9 Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SC10	Input or Output	Ignored Input	<b>Serial Control 0</b> —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PD0	Input or Output		<b>Port D 0</b> —The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC10 through the Port D Control Register.
SC11	Input/Output	Ignored Input	<b>Serial Control 1</b> —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PD1	Input or Output		<b>Port D 1</b> —The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC11 through the Port D Control Register.
SC12	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PD2	Input or Output		<b>Port D 2</b> —The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC12 through the Port D Control Register.

Table 1-13. Enhanced Serial Synchronous Interface 1



Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
SCK1	Input/Output	Ignored Input	<b>Serial Clock</b> —Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		<b>Port D 3</b> —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.
SRD1	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.
PD4	Input or Output		<b>Port D 4</b> —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.
STD1	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output		<b>Port D 5</b> —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
• If t • If t 2. The	he Stop state, the sig the last state is input, the last state is outpu Wait processing stat nputs are 5 V toleran	the signal is an igno t, the signal is tri-sta te does not affect the	ored input. ted.

 Table 1-13.
 Enhanced Serial Synchronous Interface 1 (Continued)



als/Connections

# **1.10 Serial Communication Interface (SCI)**

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
RXD	Input	Ignored Input	Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.
PE0	Input or Output		<b>Port E 0</b> —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.
TXD	Output	Ignored Input	Serial Transmit Data—Transmits data from the SCI Transmit Data Register.
PE1	Input or Output		<b>Port E 1</b> —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.
SCLK	Input/Output	Ignored Input	<b>Serial Clock</b> —Provides the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output		<b>Port E 2</b> —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.
• If f • If f 2. The	he Stop state, the sig the last state is input, the last state is outpu Wait processing sta nputs are 5 V toleran	the signal is an igno it, the signal is tri-sta te does not affect the	ored input. tted.

Table 1-14. Senai Communication internace	Table 1-14.	Serial Communication	Interface
-------------------------------------------	-------------	----------------------	-----------



## 1.11 Timers

The DSP56303 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56303 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
TIO0	Input or Output	Ignored Input	<b>Timer 0 Schmitt-Trigger Input/Output</b> — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.
			The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).
TIO1	Input or Output	Ignored Input	<b>Timer 1 Schmitt-Trigger Input/Output</b> — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.
			The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).
TIO2	Input or Output	Ignored Input	<b>Timer 2 Schmitt-Trigger Input/Output</b> — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.
			The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).
• If <sup>•</sup>	the last state is input the last state is outpu	nal maintains the las , the signal is an igno ut, the signal is tri-sta te does not affect the	ored input. ted.
	nouts are 5 V tolerar		

#### Table 1-15. **Triple Timer Signals**

3. All inputs are 5 V tolerant.



### 1.12 JTAG and OnCE Interface

The DSP56300 family and in particular the DSP56303 support circuit-board test strategies based on the IEEE® Std. 1149.1<sup>™</sup> test access port and boundary scan architecture, the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG. The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals. For programming models, see the chapter on debugging support in the DSP56300 Family Manual.

Signal Name	Туре	State During Reset	Signal Description
тск	Input	Input	Test Clock—A test clock input signal to synchronize the JTAG test logic.
TDI	Input	Input	<b>Test Data Input</b> —A test data serial input signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.
TDO	Output	Tri-stated	<b>Test Data Output</b> —A test data serial output signal for test instructions and data. TDO is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	<b>Test Mode Select</b> —Sequences the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.
TRST	Input	Input	<b>Test Reset</b> —Initializes the test controller asynchronously. TRST has an internal pull-up resistor. TRST must be asserted after powerup.
DE	Input/ Output (open-drain)	Input	Debug Event—As an input, initiates Debug mode from an external command controller, and, as an open-drain output, acknowledges that the chip has entered Debug mode. As an input, DE causes the DSP56300 core to finish executing the current instruction, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor.This signal is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered Debug mode. All 

	Table 1-16.	JTAG/OnCE Interface
--	-------------	---------------------



# **Specifications**

The DSP56303 is fabricated in high-density CMOS with transistor-transistor logic (TTL) compatible inputs and outputs.

# 2.1 Maximum Ratings

#### CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{CC}$ ).

In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

### 2.2 Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	- <del>0</del> .3 to +4.0	V
All input voltages excluding "5 V tolerant" inputs	V <sub>IN</sub>	GND -0.3 to V <sub>CC</sub> + 0.3	V
All "5 V tolerant" input voltages <sup>2</sup>	V <sub>IN5</sub>	GND -0.3 to 5.5	V
Current drain per pin excluding V <sub>CC</sub> and GND	I	10	mA
Operating temperature range	ТJ	<del>4</del> 0 to +100	°C
Storage temperature	T <sub>STG</sub>	- <del>5</del> 5 to +150	°C
the maximum rating may affect device reli	ability or cause permane	operation at the maximum is not guaranteed ent damage to the device. olerant pins and the chip V <sub>CC</sub> never exceed	

Table 2-1.	Absolute	Maximum	Ratings <sup>1</sup>
------------	----------	---------	----------------------



### 2.3 Thermal Characteristics

Characteristic	Symbol	TQFP Value	MAP-BGA <sup>3</sup> Value	MAP-BGA <sup>4</sup> Value	Unit			
Junction-to-ambient thermal resistance <sup>1</sup>	$R_{\theta JA}$ or $\theta_{JA}$	56	57	28	°C/W			
Junction-to-case thermal resistance <sup>2</sup>	$R_{\theta JC}$ or $\theta_{JC}$	11	15	—	°C/W			
Thermal characterization parameter	$\Psi_{\rm JT}$	7	8	_	°C/W			
Notes: 1. Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per JEDEC Specification JESD51-3.								

Table 2-2. Thermal Characteristics

2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that

the cold plate temperature is used for the case temperature.

3. These are simulated values. See note 1 for test board conditions.

4. These are simulated values. The test board has two 2-ounce signal layers and two 1-ounce solid ground planes internal to the test board.

# 2.4 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Input high voltage • D[0–23], BG, BB, TA • MOD <sup>1</sup> /IRQ <sup>1</sup> , RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL <sup>8</sup>	V <sub>IH</sub> V <sub>IHP</sub> V <sub>IHX</sub>	2.0 2.0 0.8 × V <sub>CC</sub>		V <sub>CC</sub> 5.25 V <sub>CC</sub>	v v v
Input low voltage • D[0–23], BG, BB, TA, MOD <sup>1</sup> /IRQ <sup>1</sup> , RESET, PINIT • All JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL <sup>8</sup>	V <sub>IL</sub> V <sub>ILP</sub> V <sub>ILX</sub>	-0.3 -0.3 -0.3		0.8 0.8 0.2 × V <sub>CC</sub>	V V V
Input leakage current	I <sub>IN</sub>	-10	_	10	μA
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I <sub>TSI</sub>	-10	_	10	μA
Output high voltage • TTL $(I_{OH} = -0.4 \text{ mA})^{5.7}$ • CMOS $(I_{OH} = -10 \mu \text{A})^5$	V <sub>OH</sub>	2.4 V <sub>CC</sub> – 0.01			v v
Output low voltage • TTL ( $I_{OL}$ = 1.6 mA, open-drain pins $I_{OL}$ = 6.7 mA) <sup>5,7</sup> • CMOS ( $I_{OL}$ = 10 $\mu$ A) <sup>5</sup>	V <sub>OL</sub>			0.4 0.01	v v
Internal supply current <sup>2</sup> : <ul> <li>In Normal mode</li> <li>In Wait mode<sup>3</sup></li> <li>In Stop mode<sup>4</sup></li> </ul>	I <sub>CCI</sub> I <sub>CCW</sub> I <sub>CCS</sub>	 	127 7.5 100		mA mA μA
PLL supply current		—	1	2.5	mA
Input capacitance <sup>5</sup>	C <sub>IN</sub>	—	_	10	pF

 Table 2-3.
 DC Electrical Characteristics<sup>6</sup>



 Table 2-3.
 DC Electrical Characteristics<sup>6</sup> (Continued)

		Characteristics	Symbol	Min	Тур	Max	Unit
Notes:	1.	Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and		D pins.			
	2.	Section 4.3 provides a formula to compute the estimate results, all inputs must be terminated (that is, not allowe benchmarks (see <b>Appendix A</b> ). The power consumption of this benchmark. This reflects typical DSP applications 100°C.	d to float). Me n numbers in t	asurements are this specificatio	e based on syn n are 90 perce	nthetic intensive E ent of the measure	)SP ed result:
	3. 4.	In order to obtain these results, all inputs must be termir In order to obtain these results, all inputs that are not dis float). PLL and XTAL signals are disabled during Stop s	sconnected at		,	ed (that is, not all	owed to
	5.	Periodically sampled and not 100 percent tested.					
	6.	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_{J} = -40^{\circ}\text{C} \text{ to} +100 ^{\circ}\text{C}, C_{L} = 50 \text{ pF}$					
	7.	This characteristic does not apply to XTAL and PCAP.					
	8.	Driving EXTAL to the low V <sub>IHX</sub> or the high V <sub>ILX</sub> value map ower consumption, the minimum V <sub>IHX</sub> should be no low $0.9 \times V_{CC}$ and the maximum V <sub>ILX</sub> should be no higher the statement of th	ver than		nsumption (DC	C current). To min	imize

#### 2.5 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a  $V_{IL}$  maximum of 0.3 V and a  $V_{IH}$  minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal transition. DSP56303 output levels are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at 0.4 V and 2.4 V, respectively.

**Note:** Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.

#### 2.5.1 Internal Clocks

Characteristics	Symbol	Expression <sup>1, 2</sup>			
Characteristics	Symbol	Min	Тур	Мах	
Internal operation frequency and CLKOUT with PLL enabled	f	_	$\begin{array}{c} (Ef\timesMF)/\\ (PDF\timesDF) \end{array}$	_	
Internal operation frequency and CLKOUT with PLL disabled	f		Ef/2	_	
Internal clock and CLKOUT high period • With PLL disabled • With PLL enabled and MF ≤4 • With PLL enabled and MF > 4	Т <sub>Н</sub>	$\begin{array}{c}\\ 0.49 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.47 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$	ет <sub>с</sub> — —	$\begin{array}{c}\\ 0.51 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.53 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$	
<ul> <li>Internal clock and CLKOUT low period</li> <li>With PLL disabled</li> <li>With PLL enabled and MF ≤4</li> <li>With PLL enabled and MF &gt; 4</li> </ul>	TL	$\begin{array}{c}\\ 0.49 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF}\\ 0.47 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF/MF} \end{array}$	ет <sub>с</sub> — —	$\begin{array}{c}\\ 0.51\times \text{ET}_{\text{C}}\times\\ \text{PDF}\times \text{DF/MF}\\ 0.53\times \text{ET}_{\text{C}}\times\\ \text{PDF}\times \text{DF/MF} \end{array}$	
Internal clock and CLKOUT cycle time with PLL enabled	т <sub>с</sub>		ET <sub>C</sub> × PDF × DF/MF	_	

Table 2-4. Internal Clocks, CLKOUT

DSP56303 Technical Data, Rev. 11



Table 2-4. Internal Clocks, CLKOUT (Continued)

Characteristics	Symbol	Expression <sup>1, 2</sup> Min     Typ     Max			
Characteristics	Symbol				
Internal clock and CLKOUT cycle time with PLL disabled	т <sub>с</sub>	_	2 × ET <sub>C</sub>	_	
Instruction cycle time	I <sub>CYC</sub>	—	T <sub>C</sub>	—	
Notes:       1. DF = Division Factor; Ef = External frequency; ET <sub>C</sub> = External clock cycle; MF = Multiplication Factor; PDF = Predivision Factor; T <sub>C</sub> = internal clock cycle         2.       See the PLL and Clock Generation section in the DSP56300 Family Manual for a detailed discussion of the PLL.					

#### 2.5.2 External Clock Operation

The DSP56303 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; examples are shown in **Figure 2-1**.





Figure 2-1. Crystal Oscillator Circuits

If an externally-supplied square wave voltage source is used, disable the internal oscillator circuit during bootup by setting XTLD (PCTL Register bit 16 = 1—see the *DSP56303 User's Manual*). The external square wave source connects to EXTAL; XTAL is not physically connected to the board or socket. **Figure 2-2** shows the relationship between the EXTAL input and the internal clock and CLKOUT.



DSP56303 Technical Data, Rev. 11



No.	Characteristics	Symbol	100 MHz		
NO.	Characteristics	Symbol	Min	Max	
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum.	Ef	0	100.0	
2	<ul> <li>EXTAL input high<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>	ET <sub>H</sub>	4.67 ns 4.25 ns	∞ 157.0 μs	
3	<ul> <li>EXTAL input low<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>	ΕΤ <sub>L</sub>	4.67 ns 4.25 ns	∞ 157.0 µs	
4	EXTAL cycle time <sup>2</sup> <ul> <li>With PLL disabled</li> <li>With PLL enabled</li> </ul>	ET <sub>C</sub>	10.00 ns 10.00 ns	∞ 273.1 μs	
5	Internal clock change from EXTAL fall with PLL disabled		4.3 ns	11.0 ns	
6	a.Internal clock rising edge from EXTAL rising edge with PLL enabled (MF = 1 or 2 or 4, PDF = 1, Ef > 15 MHz)^{3,5}		0.0 ns	1.8 ns	
	b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF ${\leq}4,$ PDF ${\neq}$ 1, $~$ Ef / PDF ${>}$ 15 MHz)^{3,5}		0.0 ns	1.8 ns	
7	Instruction cycle time = I <sub>CYC</sub> = T <sub>C</sub> <sup>4</sup> (see <b>Table 2-4</b> ) (46.7%–53.3% duty cycle) • With PLL disabled • With PLL enabled	I <sub>CYC</sub>	20.0 ns 10.00 ns	∞ 8.53 µs	
Notes:		maximum DF. t is rated. The I frequencies; t	d maximum MF. minimum clock h herefore, when a	igh or low time a lower clock	

#### Table 2-5.Clock Operation

# 2.5.3 Phase Lock Loop (PLL) Characteristics

Characteristics	100	100 MHz			
	Min	Max	Unit		
Voltage Controlled Oscillator (VCO) frequency when PLL enabled (MF $\times$ E_f $\times$ 2/PDF)	30	200	MHz		
PLL external capacitor (PCAP pin to V <sub>CCP</sub> ) (C <sub>PCAP</sub> <sup>1</sup> ) • @ MF ≤4 • @ MF > 4	(580 × MF) – 100 830 × MF	(780 × MF) −140 1470 × MF	pF pF		
Note: C <sub>PCAP</sub> is the value of the PLL capacitor (connected between the PCAP listed above.	pin and V <sub>CCP</sub> ) computed us	sing the appropriate exp	ression		

Table 2-6. PLL Characteristics