

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Freescale Semiconductor, Inc. Datasheet: Technical Data

Document Number: DSP56F803

Rev. 17, 10/2015

56F803 Datasheet with Addendum

Rev.17 of the 56F803 Datasheet has two parts:

- The addendum to revision 16 of the datasheet, immediately following this cover page.
- Revision 16 of the datasheet, following the addendum. The changes described in the addendum have not been implemented in the specified pages.





Freescale Semiconductor, Inc. Datasheet Addendum

Document Number: DSP56F803AD

Rev. 0, 10/2015

Addendum to Rev. 16 of the 56F803 datasheet

This addendum identifies changes to Rev.16 of the 56F803 datasheet. The changes described in this addendum have not been implemented in the specified pages.

1 Update the incomplete Thermal Design Considerations section

Location: Section 5.1, Page 51

Thermal Considerations section in 56F803 datasheet Rev.16 is incomplete. The complete Thermal Design Consideration section should be as follows:

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

where:

 T_A = ambient temperature $^{\circ}C$

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

 P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 2





where

 $R_{\theta IA}$ = package junction-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ = package junction-to-case thermal resistance °C/W

 $R_{\theta CA}$ = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

Definitions

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation $(T_J T_T)/P_D$ where T_T is the temperature of the package case determined by a thermocouple.

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at theinterface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the



Add missing Electrical Design Considerations section

interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

2 Add missing Electrical Design Considerations section

Location: Section 5.2, Page 52

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each VDD pin on the DSP, and from the board ground to each VSS (GND) pin.
- The minimum bypass requirement is to place six 0.01–0.1 mF capacitors positioned as close as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the seven VDD/VSS pairs, including VDDA/VSSA. The VCAP capacitors must be 150 milliohm or less ESR capacitors.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS (GND) pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer Printed Circuit Board (PCB) with two inner layers for VDD and VSS.
- Bypass the VDD and VSS layers of the PCB with approximately 100 mF, preferably with a highgrade capacitor such as a tantalum capacitor.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal

3 Add missing Ordering part section

Location: Section 6, Page 53

Table 1 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office or authorized distributor to determine availability and to order parts.

Table 1. 56F803 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Ambient Frequency (MHz)	Order Number
56F803	3.0–3.6 V	Low Profile Plastic Quad Flat Pack (LQFP)	100	80	DSP56F803BU80



Table 1. 56F803 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Ambient Frequency (MHz)	Order Number
56F803	3.0–3.6 V	Low Profile Plastic Quad Flat Pack (LQFP)	100	80	DSP56F803BU80E ¹

¹ This package is RoHS compliant



56F803

Data Sheet

Preliminary Technical Data

56F800 16-bit Digital Signal Controllers

DSP56F803 Rev. 16 09/2007





Document Revision History


Version History	Description of Change
Rev. 16	Added revision history. Added this text to footnote 2 in Table 3-8 : "However, the high pulse width does not have to be any particular percent of the low pulse width."



56F803 General Description

- Up to 40 MIPS at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- Hardware DO and REP loops
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- $31.5K \times 16$ -bit words (64KB) Program Flash
- 512 × 16-bit words (1KB) Program RAM
- 4K × 16-bit words (8KB) Data Flash
- 2K × 16-bit words (4KB) Data RAM
- 2K × 16-bit words (4KB) Boot Flash
- Up to $64K \times 16$ -bit words each of external Program and Data memory

- 6-channel PWM module
- Two 4-channel 12-bit ADCs
- Ouadrature Decoder
- CAN 2.0 B module
- Serial Communication Interface (SCI)
- Serial Peripheral Interface (SPI)
- Up to two General Purpose Quad Timers
- JTAG/OnCETM port for debugging
- 16 shared GPIO lines
- 100-pin LQFP package



56F803 Block Diagram

^{*}includes TCS pin which is reserved for factory use and is tied to VSS



Part 1 Overview

1.1 56F803 Features

1.1.1 Processing Core

- Efficient 16-bit 56800 family controller engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators, including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique processor addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE debug programming interface

1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
- On-chip memory including a low-cost, high-volume Flash solution
 - 31.5K × 16-bit words of Program Flash
 - $512K \times 16$ -bit words of Program RAM
 - $4K \times 16$ -bit words of Data Flash
 - 2K × 16-bit words of Data RAM
 - $2K \times 16$ -bit words of Boot Flash
- Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
 - As much as $64K \times 16$ bits of Data memory
 - As much as $64K \times 16$ bits of Program memory

1.1.3 Peripheral Circuits for 56F803

- Pulse Width Modulator module (PWM) with six PWM outputs, three Current Sense inputs, and three Fault inputs, fault-tolerant design with dead time insertion, supports both center- and edge- aligned modes, supports Freescale's patented dead time distortion correction
- Two 12-bit Analog-to-Digital Converters (ADCs), which support two simultaneous conversions; ADC and PWM modules can be synchronized
- Quadrature Decoder with four inputs (shares pins with Quad Timer)



- Four General Purpose Quad Timers: Timer A (sharing pins with Quad Dec0), Timers B &C without external pins and Timer D with two pins
- CAN 2.0 B module with 2-pin ports for transmit and receive
- Serial Communication Interface (SCI) with two pins (or two additional GPIO lines)
- Serial Peripheral Interface (SPI) with configurable 4-pin port (or four additional GPIO lines)
- Computer Operating Properly (COP) Watchdog timer
- Two dedicated external interrupt pins
- Sixteen multiplexed General Purpose I/O (GPIO) pins
- External reset input pin for hardware reset
- JTAG/On-Chip Emulation (OnCETM) for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Locked Loop-based frequency synthesizer for the controller core clock

1.1.4 Energy Information

- Fabricated in high-density CMOS with 5V-tolerant, TTL-compatible digital inputs
- Uses a single 3.3V power supply
- On-chip regulators for digital and analog circuitry to lower cost and reduce noise
- Wait and Stop modes available

1.2 56F803 Description

The 56F803 is a member of the 56800 core-based family of processors. It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F803 is well-suited for many applications. The 56F803 includes many peripherals that are especially useful for applications such as motion control, smart appliances, steppers, encoders, tachometers, limit switches, power supply and control, automotive control, engine management, noise suppression, remote utility metering, and industrial control for power, lighting, and automation.

The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact device and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The 56F803 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip Data RAM per instruction cycle. The 56F803 also provides two external dedicated interrupt lines, and up to 16 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The 56F803 controller includes 31.5K words (16-bit) of Program Flash and 4K words of Data Flash (each programmable through the JTAG port) with 512 words of Program RAM and 2K words of Data RAM. It also supports program execution from external memory.

A total of 2K words of Boot Flash is incorporated for easy customer-inclusion of field-programmable



software routines that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash memories can be independently bulk–erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk- or page-erased.

A key application-specific feature of the 56F803 is the inclusion of a Pulse Width Modulator (PWM) module. This module incorporates three complementary, individually programmable PWM signal outputs (the module is also capable of supporting three independent PWM functions, for a total of six PWM outputs) to enhance motor control functionality. Complementary operation permits programmable dead time insertion, distortion correction via current sensing by software, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Edge- and center-aligned synchronous pulse width control (0% to 100% modulation) is supported. The device is capable of controlling most motor types: ACIM (AC Induction Motors), both BDC and BLDC (Brush and Brushless DC motors), SRM and VRM (Switched and Variable Reluctance Motors), and stepper motors. The PWM incorporates fault protection and cycle-by-cycle current limiting with sufficient output drive capability to directly drive standard opto-isolators. A "smoke-inhibit", write-once protection feature for key parameters and patented PWM waveform distortion correction circuit are also provided. The PWM is double-buffered and includes interrupt controls to permit integral reload rates to be programmable from 1 to 16. The PWM module provides a reference output to synchronize the ADC.

The 56F803 incorporates a separate Quadrature Decoder capable of capturing all four transitions on the two-phase inputs, permitting generation of a number proportional to actual position. Speed computation capabilities accommodate both fast and slow moving shafts. The integrated watchdog timer in the Quadrature Decoder can be programmed with a time-out value to alarm when no shaft motion is detected. Each input is filtered to ensure only true transitions are recorded.

This controller also provides a full set of standard programmable peripherals that include a Serial Communications Interface (SCI), one Serial Peripheral Interface (SPI), and four Quad Timers. Any of these interfaces can be used as General Purpose Input/Outputs (GPIO) if that function is not required. A Controller Area Network interface (CAN Version 2.0 A/B-compliant) and an internal interrupt controller are also included on the 56F803.

1.3 State of the Art Development Environment

- Processor ExpertTM (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.
- The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.



1.4 Product Documentation

The four documents listed in **Table 1-1** are required for a complete description and proper design with the 56F803. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at: www.freescale.com

Table 1-1 56F803 Chip Documentation

Topic	Description	Order Number
56800E Family Manual	Detailed description of the 56800 family architecture, and 16-bit core processor and the instruction set	56800EFM
DSP56F801/803/805/807 User's Manual	Detailed description of memory, peripherals, and interfaces of the 56F801, 56F803, 56F803, and 56F807	DSP56F801-7UM
56F803 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F803
56F803 Errata	Details any chip issues that might be present	DSP56F803E

1.5 Data Sheet Conventions

This data sheet uses the following conventions:

"asserted"

OVERBAR	This is used to indicate a signal that is active when pulled low. For example, the RESET pin is
	active when low.

A high true (active high) signal is high or a low true (active low) signal is low.

"deasserted" A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage ¹
	PIN	True	Asserted	V_{IL}/V_{OL}
	PIN	False	Deasserted	V_{IH}/V_{OH}
	PIN	True	Asserted	V_{IH}/V_{OH}
	PIN	False	Deasserted	V_{IL}/V_{OL}

^{1.} Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

56F803 Technical Data, Rev. 16



Part 2 Signal/Connection Descriptions

2.1 Introduction

The input and output signals of the 56F803 are organized into functional groups, as shown in **Table 2-1** and as illustrated in **Figure 2-1**. In **Table 2-2** through **Table 2-17**, each table row describes the signal or signals present on a pin.


Table 2-1 Functional Group Pin Allocations

Functional Group	Number of Pins	Detailed Description
Power (V _{DD} or V _{DDA})	7	Table 2-2
Ground (V _{SS} or V _{SSA})	7	Table 2-3
Supply Capacitors	2	Table 2-4
PLL and Clock	3	Table 2-5
Address Bus ¹	16	Table 2-6
Data Bus	16	Table 2-7
Bus Control	4	Table 2-8
Interrupt and Program Control	4	Table 2-9
Pulse Width Modulator (PWM) Port	12	Table 2-10
Serial Peripheral Interface (SPI) Port ¹	4	Table 2-11
Quadrature Decoder Port ²	4	Table 2-12
Serial Communications Interface (SCI) Port ¹	2	Table 2-13
CAN Port	2	Table 2-14
Analog to Digital Converter (ADC) Port	9	Table 2-15
Quad Timer Module Port	2	Table 2-16
JTAG/On-Chip Emulation (OnCE)	6	Table 2-17

^{1.} Alternately, GPIO pins

^{2.} Alternately, Quad Timer pins





^{*}includes TCS pin which is reserved for factory use and is tied to VSS

Figure 2-1 56F803 Signals Identified by Functional Group¹

^{1.} Alternate pin functionality is shown in parenthesis.



2.2 Power and Ground Signals

Table 2-2 Power Inputs

No. of Pins	Signal Name	Signal Description	
6	V _{DD}	$\begin{tabular}{ll} \textbf{Power} — \textbf{These pins provide power to the internal structures of the chip, and should all be attached to $V_{DD.}$ \\ \end{tabular}$	
1	V _{DDA}	Analog Power —This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low noise 3.3V supply.	

Table 2-3 Grounds

No. of Pins	Signal Name	Signal Description	
5	V _{SS}	$\begin{tabular}{ll} \textbf{GND} — These pins provide grounding for the internal structures of the chip, and should all be attached to V_{SS}. \end{tabular}$	
1	V _{SSA}	Analog Ground—This pin supplies an analog ground.	
1	TCS	TCS —This Schmitt pin is reserved for factory use and must be tied to V_{SS} for normal use. In block diagrams, this pin is considered an additional V_{SS} .	

Table 2-4 Supply Capacitors

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
2	VCAPC	Supply	Supply	VCAPC—Connect each pin to a 2.2 μF or greater bypass capacitor in order to bypass the core logic voltage regulator (required for proper chip operation). For more information, please refer to Section 5.2.



2.3 Clock and Phase Locked Loop Signals

Table 2-5 PLL and Clock

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	EXTAL	Input	Input	External Crystal Oscillator Input —This input should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to Section 3.5 .
1	XTAL	Input/ Output	Chip-driven	Crystal Oscillator Output—This output should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to Section 3.5. This pin can also be connected to an external clock source. For more information, please refer to Section 3.5.3.
1	CLKO	Output	Chip-driven	Clock Output—This pin outputs a buffered clock signal. By programming the CLKOSEL[4:0] bits in the CLKO Select Register (CLKOSR), the user can select between outputting a version of the signal applied to XTAL and a version of the device's master clock at the output of the PLL. The clock frequency on this pin can also be disabled by programming the CLKOSEL[4:0] bits in CLKOSR.

2.4 Address, Data, and Bus Control Signals

Table 2-6 Address Bus Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	A0-A5	Output	Tri-stated	Address Bus—A0–A5 specify the address for external Program or Data memory accesses.
2	A6-A7	Output	Tri-stated	Address Bus—A6–A7 specify the address for external Program or Data memory accesses.
	GPIOE2- GPIOE3	Input/O utput	Input	Port E GPIO—These two pins are General Purpose I/O (GPIO) pins that can be individually programmed as input or output pins. After reset, the default state is Address Bus.
8	A8-A15	Output	Tri-stated	Address Bus—A8–A15 specify the address for external Program or Data memory accesses.
	GPIOA0- GPIOA7	Input/O utput	Input	Port A GPIO—These eight pins are General Purpose I/O (GPIO) pins that can be individually programmed as input or output pins.
				After reset, the default state is Address Bus.



Table 2-7 Data Bus Signals

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
16	D0-D15	Input/O utput	Tri-stated	Data Bus — D0–D15 specify the data for external Program or Data memory accesses. D0–D15 are tri-stated when the external bus is inactive. Internal pull-ups may be active.

Table 2-8 Bus Control Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	PS	Output	Tri-stated	Program Memory Select —PS is asserted low for external Program memory access.
1	DS	Output	Tri-stated	Data Memory Select—DS is asserted low for external Data memory access.
1	WR	Output	Tri-stated	Write Enable—WR is asserted during external memory write cycles. When WR is asserted low, pins D0–D15 become outputs and the device puts data on the bus. When WR is deasserted high, the external data is latched inside the external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins. WR can be connected directly to the WE pin of a Static RAM.
1	RD	Output	Tri-stated	Read Enable—RD is asserted during external memory read cycles. When RD is asserted low, pins D0–D15 become inputs and an external device is enabled onto the device data bus. When RD is deasserted high, the external data is latched inside the controller. When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.

2.5 Interrupt and Program Control Signals

Table 2-9 Interrupt and Program Control Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	IRQA	Input (Schmitt)	Input	External Interrupt Request A —The IRQA input is a synchronized external interrupt request indicating an external device is requesting service. It can be programmed to be level-sensitive or negative-edge- triggered.
1	IRQB	Input (Schmitt)	Input	External Interrupt Request B —The IRQB input is an external interrupt request indicating an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.



Table 2-9 Interrupt and Program Control Signals (Continued)

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	RESET	Input (Schmitt)	Input	Reset—This input is a direct hardware reset on the processor. When RESET is asserted low, the controller is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks. To ensure a complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.
1	EXTBOOT	Input (Schmitt)	Input	External Boot —This input is tied to V_{DD} to force device to boot from off-chip memory. Otherwise, it is tied to V_{SS} .

2.6 Pulse Width Modulator (PWM) Signals

Table 2-10 Pulse Width Modulator (PWMA) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	PWMA0-5	Output	Tri-stated	PWMA0-5— These are six PWMA output pins.
3	ISA0-2	Input (Schmitt)	Input	ISA0-2— These three input current status pins are used for top/bottom pulse width correction in complementary channel operation for PWMA.
3	FAULTA0-2	Input (Schmitt)	Input	FAULTA0–2 — These three fault input pins are used for disabling selected PWMA outputs in cases where fault conditions originate off-chip.



2.7 Serial Peripheral Interface (SPI) Signals

Table 2-11 Serial Peripheral Interface (SPI) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	MISO	Input/Out put	Input	SPI Master In/Slave Out (MISO)—This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high impedance state if the slave device is not selected.
	GPIOE6	Input/Out put	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.
				After reset, the default state is MISO.
1	MOSI	Input/Out put	Input	SPI Master Out/Slave In (MOSI)—This serial data pin is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.
	GPIOE5	Input/Out put	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin. After reset, the default state is MOSI.
1	SCLK	Input/Out put	Input	SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
	GPIOE4	Input/Out put	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin. After reset, the default state is SCLK.
1	SS	Input	Input	SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.
	GPIOE7	Input/Out put	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin. After reset, the default state is SS.



2.8 Quadrature Decoder Signals

Table 2-12 Quadrature Decoder (Quad Dec0) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description	
1	PHASEA0	Input	Input	Phase A—Quadrature Decoder #0 PHASEA input	
	TA0	Input/Output	Input	TA0—Timer A Channel 0	
1	PHASEB0	Input	Input	Phase B—Quadrature Decoder #0 PHASEB input	
	TA1	Input/Output	Input	TA1—Timer A Channel 1	
1	INDEX0	Input	Input	Index—Quadrature Decoder #0 INDEX input	
	TA2 Input/Output		Input	TA2—Timer A Channel 2	
1	HOME0	Input	Input	Home—Quadrature Decoder #0 HOME input	
	TA3	Input/Output	Input	TA3—Timer A Channel 3	

2.9 Serial Communications Interface (SCI) Signals

Table 2-13 Serial Communications Interface (SCI0) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	TXD0	Output	Input	Transmit Data (TXD0)—SCI0 transmit data output
	GPIOE0	Input/Output	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.
				After reset, the default state is SCI output.
1	RXD0	Input	Input	Receive Data (RXD0)— SCI0 receive data input
	GPIOE1	Input/Output	Input	Port E GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as an input or output pin.
				After reset, the default state is SCI input.



2.10 CAN Signals

Table 2-14 CAN Module Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	MSCAN_ RX	Input (Schmitt)	Input	MSCAN Receive Data —This is the MSCAN input. This pin has an internal pull-up resistor.
1	MSCAN_TX	Output	Output	MSCAN Transmit Data—MSCAN output. CAN output is open-drain output and a pull-up resistor is needed.

2.11 Analog-to-Digital Converter (ADC) Signals

Table 2-15 Analog to Digital Converter Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
4	ANA0-3	Input	Input	ANA0-3—Analog inputs to ADC channel 1
4	ANA4-7	Input	Input	ANA4-7—Analog inputs to ADC channel 2
1	VREF	Input	Input	$\mbox{\it VREF}\mbox{\it —}\mbox{\it Analog}$ reference voltage for ADC. Must be set to $\mbox{\it V}_{\mbox{\scriptsize DDA}}\mbox{\it -}0.3\mbox{\it V}$ for optimal performance.

2.12 Quad Timer Module Signals

Table 2-16 Quad Timer Module Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	TD1-2	Input/Output	Input	TD1-2— Timer D Channel 1-2



2.13 JTAG/OnCE

Table 2-17 JTAG/On-Chip Emulation (OnCE) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	тск	Input (Schmitt)	Input, pulled low internally	Test Clock Input —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.
1	TMS	Input (Schmitt)	Input, pulled high internally	Test Mode Select Input—This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor. Note: Always tie the TMS pin to V _{DD} through a 2.2K resistor.
1	TDI	Input (Schmitt)	Input, pulled high internally	Test Data Input —This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	TDO	Output	Tri-stated	Test Data Output —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
1	TRST	Input (Schmitt)	Input, pulled high internally	$\begin{tabular}{ll} \textbf{Test Reset} — As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, \overline{TRST} should be asserted at power-up and whenever \overline{RESET} is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert \overline{RESET}, but do not assert \overline{TRST}. \begin{tabular}{ll} \textbf{Note:} & For normal operation, connect \overline{TRST} directly to V_{SS}. If the design is to be used in a debugging environment, \overline{TRST} may be tied to V_{SS} through a 1K resistor. } \end{tabular}$
1	DE	Output	Output	Debug Event—DE provides a low pulse on recognized debug events.

Part 3 Specifications

3.1 General Characteristics

The 56F803 is fabricated in high-density CMOS with 5-V tolerant TTL-compatible digital inputs. The term "5-V tolerant" refers to the capability of an I/O pin, built on a 3.3V-compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of $3.3V \pm 10\%$ during normal operation without causing damage). This 5V-tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.



Absolute maximum ratings given in **Table 3-1** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The 56F803 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Table 3-1 Absolute Maximum Ratings

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V_{DD}	V _{SS} - 0.3	V _{SS} + 4.0	V
All other input voltages, excluding Analog inputs	V _{IN}	V _{SS} - 0.3	V _{SS} + 5.5V	V
Voltage difference V _{DD} to V _{DDA}	ΔV_{DD}	- 0.3	0.3	V
Voltage difference V _{SS} to V _{SSA}	ΔV_{SS}	- 0.3	0.3	V
Analog inputs ANA0-7 and VREF	V _{IN}	V _{SSA} - 0.3	V _{DDA} + 0.3	V
Analog inputs EXTAL and XTAL	V _{IN}	V _{SSA} - 0.3	V _{SSA} + 3.0	V
Current drain per pin excluding V_{DD} , V_{SS} , PWM outputs, TCS, V_{PP} , V_{DDA} , V_{SSA}	I	_	10	mA

Table 3-2 Recommended Operating Conditions

Characteristic	Symbol	Min	Тур	Max	Unit
Supply voltage, digital	V_{DD}	3.0	3.3	3.6	V
Supply Voltage, analog	V_{DDA}	3.0	3.3	3.6	V
Voltage difference V _{DD} to V _{DDA}	ΔV_{DD}	-0.1	-	0.1	V

56F803 Technical Data, Rev. 16



Table 3-2 Recommended Operating Conditions

Characteristic	Symbol	Min	Тур	Max	Unit
Voltage difference V _{SS} to V _{SSA}	ΔV _{SS}	-0.1	-	0.1	V
ADC reference voltage	VREF	2.7	_	V_{DDA}	V
Ambient operating temperature	T _A	-40	_	85	°C

Table 3-3 Thermal Characteristics⁶

Characteristic	Comments	Symbol	Value	Unit	Notes	
Onaracteristic	Comments	Symbol	100-pin LQFP	Oilit	Notes	
Junction to ambient Natural convection		$R_{ heta JA}$	41.7	°C/W	2	
Junction to ambient (@1m/sec)		$R_{ heta JMA}$	37.2	°C/W	2	
Junction to ambient Natural convection	Four layer board (2s2p)	R _{θJMA} (2s2p)	34.2	°C/W	1,2	
Junction to ambient (@1m/sec)	Four layer board (2s2p)	$R_{\theta JMA}$	32	°C/W	1,2	
Junction to case		$R_{\theta JC}$	10.2	°C/W	3	
Junction to center of case		Ψ_{JT}	0.8	°C/W	4, 5	
I/O pin power dissipation		P _{I/O}	User Determined	W		
Power dissipation		P _D	$P_D = (I_{DD} \times V_{DD} + P_{I/O})$	W		
Junction to center of case		P _{DMAX}	(TJ - TA) /RθJA	W	7	

Notes:

- 1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
- 2. Junction to ambient thermal resistance, Theta-JA ($R_{\theta JA}$) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p where "s" is the number of signal layers and "p" is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
- 3. Junction to case thermal resistance, Theta-JC ($R_{\theta JC}$), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the "case" temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.



- 4. Thermal Characterization Parameter, Psi-JT (Ψ_{JT}), is the "resistance" from junction to reference point thermocouple on top center of case as defined in JESD51-2. Ψ_{JT} is a useful value to use to estimate junction temperature in steady state customer environments.
- 5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 6. See Section 5.1 from more details on thermal design considerations.
- 7. TJ = Junction Temperature TA = Ambient Temperature

3.2 DC Electrical Characteristic

Table 3-4 DC Electrical Characteristics

Operating Conditions: $V_{SS} = V_{SSA} = 0$ V, $V_{DD} = V_{DDA} = 3.0 - 3.6$ V, $T_A = -40^{\circ}$ to $+85^{\circ}$ C, $C_L \le 50$ pF, $f_{op} = 80$ MHz

Characteristic	Symbol	Min	Тур	Max	Unit
Input high voltage (XTAL/EXTAL)	V _{IHC}	2.25	_	2.75	V
Input low voltage (XTAL/EXTAL)	V _{ILC}	0	_	0.5	V
Input high voltage (Schmitt trigger inputs) ¹	V _{IHS}	2.2	_	5.5	V
Input low voltage (Schmitt trigger inputs) ¹	V _{ILS}	-0.3	_	0.8	V
Input high voltage (all other digital inputs)	V _{IH}	2.0	_	5.5	V
Input low voltage (all other digital inputs)	V _{IL}	-0.3	_	0.8	V
Input current high (pullup/pulldown resistors disabled, V _{IN} =V _{DD})	l _{IH}	-1	_	1	μА
Input current low (pullup/pulldown resistors disabled, V _{IN} =V _{SS})	I _{IL}	-1	_	1	μА
Input current high (with pullup resistor, V _{IN} =V _{DD})	I _{IHPU}	-1	_	1	μА
Input current low (with pullup resistor, V _{IN} =V _{SS})	I _{ILPU}	-210	_	-50	μА
Input current high (with pulldown resistor, V _{IN} =V _{DD})	I _{IHPD}	20	_	180	μА
Input current low (with pulldown resistor, V _{IN} =V _{SS})	I _{ILPD}	-1	_	1	μА
Nominal pullup or pulldown resistor value	R _{PU} , R _{PD}		30		ΚΩ
Output tri-state current low	I _{OZL}	-10	_	10	μА
Output tri-state current high	I _{OZH}	-10	_	10	μА

56F803 Technical Data, Rev. 16