



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





DSP56724/DSP56725

Symphony™ DSP56724/ DSP56725 Multi-Core Audio Processors



See [Table 19](#).

The Symphony DSP56724/DSP56725 Multi-Core Audio Processors are part of the DSP5672x family of programmable CMOS DSPs, designed using dual DSP56300 24-bit cores.

The DSP56724 is intended for consumer and professional audio applications that require high performance for audio processing. In addition, the DSP56724 is ideally suited for applications that need the capability to expand memory off-chip or to interface to external parallel peripherals. Potential applications include A/V receivers, DVD Receivers, Home Theater in a Box (HTIB), and professional audio equipment including portable recording equipment, musical instruments, guitar amplifiers and pedals. The DSP56724 offers customers flexibility in their designs by providing a more cost-effective alternative to the DSP56720 while maintaining pin compatibility.

The DSP56725 is intended for automotive and audio applications that require high performance for audio processing. Potential applications include A/V receivers, DVD Receivers, Home Theater in a Box (HTIB), and automotive amplifiers and entertainment systems. The DSP56725 offers customers flexibility in their designs by providing a more cost-effective alternative to the DSP56721 while maintaining pin compatibility.

The DSP56724/DSP56725 devices provide a wealth of on-chip audio processing functions, via a plug and play software architecture system that supports audio decoding algorithms, various equalization algorithms, compression, signal generator, tone control, fade/balance, level meter/spectrum analyzer, among others. The DSP56724/DSP56725 devices also support various matrix decoders and sound field processing algorithms.

With two DSP56300 cores, a single DSP56724/ DSP56725 device can replace dual-DSP designs, saving costs while

meeting high MIPs requirements. Legacy peripherals from the previous DSP5636x/37x families are included, as are a variety of new modules available in the DSP5672x family. Modules from the DSP56720 are included, such as an Asynchronous Sample Rate Converter (ASRC), an Inter-Core Communication (ICC) module, an External Memory Controller (EMC) to support SDRAM (DSP56724 only), and a Sony/Philips Digital Interface (S/PDIF) transceiver.

The DSP56724/DSP56725 devices offer up to 250 million instructions per second (MIPs) per core using an internal 250 MHz clock. The DSP56724/ DSP56725 products are high density CMOS devices with 3.3 V inputs and outputs.

The DSP56724 block diagram is shown in [Figure 1](#); the DSP56725 block diagram is shown in [Figure 2](#).

NOTE

This document contains information on a new product. Specifications and information herein are subject to change without notice. Finalized specifications may be published after further characterization and device qualifications are completed.

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2009. All rights reserved.

Table of Contents

1	Electrical Characteristics	4	1.2.6	JTAG Timing	30
1.1	Chip-Level Conditions	4	1.2.7	Watchdog Timer Timing	32
1.1.1	Maximum Ratings	4	1.2.8	S/PDIF Timing	33
1.1.2	Thermal Characteristics	6	1.2.9	EMC Timing Specifications—DSP56724	34
1.1.3	Power Requirements	6	2	Functional Description and Application Information	39
1.1.4	Power Consumption Considerations	7	3	Ordering Information	39
1.1.5	DC Electrical Characteristics	8	4	Package Information	39
1.1.6	AC Electrical Characteristics	9	4.1	Pinout and Package Information	40
1.1.7	Internal Clocks	9	4.1.1	Pinout for DSP56724 144-Pin Plastic LQFP Package	40
1.1.8	External Clock Operation	10	4.1.2	Pinout for DSP56725 80-Pin Plastic LQFP Package	41
1.1.9	Reset, Stop, Mode Select, and Interrupt Timing	11	4.1.3	Pin Multiplexing	41
1.2	Module-Level Specifications	14	4.2	144-Pin Package Outline Drawing	42
1.2.1	Serial Host Interface SPI Protocol Timing	15	4.3	80-Pin Package Outline Drawing	44
1.2.2	Serial Host Interface (SHI) I ² C Protocol Timing	21	5	Product Documentation	46
1.2.3	Programming the SHI I ² C Serial Clock	23	6	Revision History	46
1.2.4	Enhanced Serial Audio Interface Timing	24			
1.2.5	GPIO Timing	29			




Figure 1. DSP56724 Block Diagram




Figure 2. DSP56725 Block Diagram

1 Electrical Characteristics

1.1 Chip-Level Conditions

Table 1 provides a quick reference to the subsections in this section.

Table 1. Chip-Level Conditions

For	See
Section 1.1.1, "Maximum Ratings"	on page 4
Section 1.1.2, "Thermal Characteristics"	on page 6
Section 1.1.3, "Power Requirements"	on page 6
Section 1.1.5, "DC Electrical Characteristics"	on page 8
Section 1.1.6, "AC Electrical Characteristics"	on page 9
Section 1.1.7, "Internal Clocks"	on page 9
Section 1.1.8, "External Clock Operation"	on page 10
Section 1.1.9, "Reset, Stop, Mode Select, and Interrupt Timing"	on page 11

1.1.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are pulled to an appropriate logic voltage level (for example, either GND or V_{DD}). The suggested value for a pull-up or pull-down resistor is 4.7 k Ω .

NOTE

In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 lists the maximum ratings.

Table 2. Maximum Ratings

Rating ¹	Symbol	Value ^{1, 2}	Unit
Supply Voltage	$V_{\text{CORE_VDD}}, V_{\text{PLLD_VDD}}$	-0.3 to + 1.26	V
	$V_{\text{PLL_VDD}}, V_{\text{IO_VDD}}, V_{\text{IO_VDD_25}}, V_{\text{PLLA_VDD}}$	-0.3 to + 4.0	V
Maximum CORE_VDD power supply ramp time	T_r	10	ms
Input Voltage per pin excluding VDD and GND	V_{IN}	GND – 0.3 to 5.5 V	V
Current drain per pin excluding V_{DD} and GND (Except for pads listed below)	I	12	mA
LSYNC_OUT	$I_{\text{lsync_out}}$	5	mA
LCLK	I_{clk}	5	mA
LALE	I_{ale}	5	mA
TDO	I_{JTAG}	12	mA
Operating temperature range • $F_{\text{sys}} < 200$ MHz • $F_{\text{sys}} < 250$ MHz	T_J	-40 to +100 0 to 90	°C
Storage temperature	T_{STG}	-65 to +150	°C
ESD protected voltage (Human Body Model)	—	2000	V
ESD protected voltage (Charged Device Model) • All pins • Corner pins	—	500 750	V

Note:

1. GND = 0 V, $T_J = -40^\circ\text{C}$ to 100°C , $CL = 50$ pF
2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.

1.1.2 Thermal Characteristics

Table 3 lists the thermal characteristics.

Table 3. Thermal Characteristics

Characteristic		Symbol	LQFP Values	Unit
Natural Convection, Junction-to-ambient thermal resistance ^{1,2}	Single layer board (1s)	$R_{\theta JA}$ or θ_{JA}	57 for 80 QFP 49 for 144 QFP	$^{\circ}\text{C}/\text{W}$
	Four layer board (2s2p)		44 for 80 QFP 40 for 144 QFP	$^{\circ}\text{C}/\text{W}$
Junction-to-case thermal resistance ³		$R_{\theta JC}$ or θ_{JC}	10 for 80 QFP 9 for 144 QFP	$^{\circ}\text{C}/\text{W}$

Note:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

1.1.3 Power Requirements

To prevent high current conditions due to possible improper sequencing of the power supplies, use an external Schottky diode as shown in Figure 3, connected between the DSP56724/DSP56725 IO_VDD and Core_VDD power pins.




Figure 3. Prevent High Current Conditions by Using External Schottky Diode

If an external Schottky diode is not used (to prevent a high current condition at power-up), then IO_VDD must be applied ahead of Core_VDD, as shown in Figure 4.




Figure 4. Prevent High Current Conditions by Applying IO_VDD Before Core_VDD

For correct operation of the internal power-on reset logic, the Core_VDD ramp rate (Tr) to full supply must be less than 10 ms, as shown in Figure 4.




Figure 5. Ensure Correct Operation of Power-On Reset with Fast Ramp of Core_VDD

1.1.4 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the following formula:

$$I = C \times V \times f \tag{Eqn. 1}$$

where C=node/pin capacitance
V=voltage swing
f=frequency of node/pin toggle

Example 1. Power Consumption Example

For a GPIO address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 150 MHz clock, toggling at its maximum possible rate (75 MHz), the current consumption is

$$I = 50 \times 10^{-12} \times 3.3 \times 75 \times 10^6 = 12.375 \text{ mA} \tag{Eqn. 2}$$

The maximum internal current ($I_{CCI\text{max}}$) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current ($I_{CCI\text{typ}}$) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (for example, to compensate for measured board current not caused by the DSP). Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

$$I/\text{MIPS} = I/\text{MHz} = (I_{\text{typF2}} - I_{\text{typF1}})/(F2 - F1) \tag{Eqn. 3}$$

where : I_{typF2} =current at F2
 I_{typF1} =current at F1
F2=high frequency (any specified operating frequency)
F1=low frequency (any specified operating frequency lower than F2)

NOTE

F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

1.1.5 DC Electrical Characteristics

Table 4. DC Electrical Characteristics

Characteristics	Symbol	Min	Typ	Max	Unit
Core Supply voltages • Fsys < 200 MHz • Fsys < 250 MHz	V _{CORE_VDD} , V _{PLLD_VDD}	0.95 1.14	1.0 1.2	1.05 1.26	V
IO Supply voltages	V _{IO_VDD} , V _{PLLP_VDD} , V _{PLLA_VDD}	3.14	3.3	3.45	V
Input high voltage	V _{IH}	2.0	—	V _{IO_VDD} + 2V	V
Note: To avoid a high current condition and possible system damage, all 3.3-V and 2.5-V supplies must rise before the 1.0-V supplies rise.					
Input low voltage	V _{IL}	-0.3	—	0.8	V
Input leakage current	I _{IN}	—	—	± 80	μA
Clock pin Input Capacitance (EXTAL)	C _{IN}	—	2.057	—	pF
High impedance (off-state) input current (@ 3.3 V or 0 V)	I _{TSI}	-10	—	10	μA
Output high voltage I _{OH} = -12 mA LSYNC_OUT, LALE, LCLK Pins I _{OH} = -16 mA, TDO Pin I _{OH} = -24 mA	V _{OH}	2.4	—	—	V
Output low voltage I _{OL} = 12 mA LSYNC_OUT, LALE, LCLK Pins I _{OL} = 16 mA, TDO Pins I _{OL} = 24 mA	V _{OL}	—	—	0.4	V
Internal pull-up resistor	R _{PU}	63	92	142	kΩ
Internal pull-down resistor	R _{PD}	57	91	159	kΩ
Internal supply current ¹ (core only) operating at Fsys < 200 MHz • In Normal mode	I _{CCI}	—	90	280	mA
• In Wait mode	I _{CCW}	—	60	250	mA
• In Stop mode ²	I _{CCS}	—	30	220	mA

Table 4. DC Electrical Characteristics (Continued)

Characteristics	Symbol	Min	Typ	Max	Unit
Internal supply current ¹ (core only) operating at F _{sys} < 250 MHz					
• In Normal mode	I _{CCI}	—	140	340	mA
• In Wait mode	I _{CCW}	—	90	290	mA
• In Stop mode ²	I _{CCS}	—	40	240	mA
Input capacitance	C _{IN}	—	—	10	pF

Note:

1. The Current Consumption section provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (for example, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks. The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current with F_{sys} < 200 MHz is measured with V_{CORE_VDD} = 1.0 V, V_{DD_IO} = 3.3 V at T_J = 25° C. Maximum internal supply current is measured with V_{CORE_VDD} = 1.05 V, V_{IO_VDD} = 3.6 V at T_J = 100° C. Typical internal supply current with F_{sys} < 250 MHz is measured with V_{CORE_VDD} = 1.2 V, V_{DD_IO} = 3.3 V at T_J = 25° C. Maximum internal supply current is measured with V_{CORE_VDD} = 1.26 V, V_{IO_VDD} = 3.6 V at T_J = 90° C.
2. In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (that is, not allowed to float).

1.1.6 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.8 V and a V_{IH} minimum of 2.0 V for all pins. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. For all pins, output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.4 V and 2.4 V, respectively.

1.1.7 Internal Clocks

Table 5 lists the internal clocks.

Table 5. Internal Clocks

No.	Characteristics	Symbol	Min	Typ	Max	Unit	Condition
1	Comparison Frequency	F _{ref}	2	—	8	MHz	F _{ref} = F _{in} /NR
2	Input Clock Frequency	F _{in}	2	—	248	MHz	—
	• with PLL enabled		—		200		
	• with PLL disabled						

Table 5. Internal Clocks (Continued)

No.	Characteristics	Symbol	Min	Typ	Max	Unit	Condition
3	PLL VCO Frequency	Fvco	200	—	500	MHz	$F_{vco} = (F_{in} * NF)/NR$
4	Output Clock Frequency [1] [2] • with PLL enabled • with PLL disabled	Fout	25 —	—	200 or 250 200 or 250	MHz	$F_{out} = F_{vco}/NO$ $F_{out} = F_{in}$
5	System Clock Frequency • with PLL enabled [2] • with PLL disabled	Fsys	0.195 0	—	200 or 250 200	MHz	$F_{sys} = F_{out}/2^{DF}$ $F_{sys} = F_{out}$

Note:

1. F_{in} = External frequency
 NF = Multiplication Factor
 NR = Predivision Factor
 NO = Output Divider
 DF = Division Factor
2. Maximum frequency of 200 MHz supported at $0.95\text{ V} < V_{DD_CORE} < 1.05\text{ V}$ and $-40 < T_j < 100^\circ\text{ C}$
 Maximum frequency of 250 MHz supported at $1.14\text{ V} < V_{DD_CORE} < 1.26\text{ V}$ and $0 < T_j < 90^\circ\text{ C}$

1.1.8 External Clock Operation

The DSP56724/DSP56725 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; see Figure 6.





Figure 6. Using the On-Chip Oscillator

If the DSP56724/DSP56725 system clock is an externally supplied square wave voltage source, it is connected to EXTAL (Figure 7). When the external square wave source is connected to EXTAL, the XTAL pin is not used.



Note: The midpoint is $0.5(V_{IH} + V_{IL})$.

Figure 7. External Clock Timing

Table 6 lists the clock operation.

Table 6. Clock Operation

No.	Characteristics	Symbol	Min	Max	Units
6	EXTAL input high ¹ (40% to 60% duty cycle) • Crystal oscillator • Square wave input	Eth	16.67 2.5	100 inf	ns
7	EXTAL input low ¹ (40% to 60% duty cycle) • Crystal oscillator • Square wave input	Etl	16.67 2.5	100 inf	ns
8	EXTAL cycle time • With PLL disabled • With PLL enabled	Etc	5 33.3	inf 500	ns
9	Instruction cycle time • With PLL disabled • With PLL enabled	Tc	5 4 ⁴	inf 5120	ns

Note:

1. Measured at 50% of the input transition.
2. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.
3. Maximum frequency of 200 MHz supported at $0.95\text{ V} < V_{\text{VDD_CORE}} < 1.05\text{ V}$ and $-40 < T_j < 100^\circ\text{ C}$
Maximum frequency of 250 MHz supported at $1.14\text{ V} < V_{\text{VDD_CORE}} < 1.26\text{ V}$ and $0 < T_j < 90^\circ\text{ C}$
4. $\text{PLL}_{\text{LOCK}} = 200\ \mu\text{s}$.

1.1.9 Reset, Stop, Mode Select, and Interrupt Timing

Table 7 lists the reset, stop, mode select, and interrupt timing.

Table 7. Reset, Stop, Mode Select, and Interrupt Timing

No.	Characteristics	Expression	Min	Max	Unit
10	Delay from $\overline{\text{RESET}}$ assertion to all pins at reset value ³	—	—	11	ns
11	Required $\overline{\text{RESET}}$ duration ⁴ • Power on, external clock generator, PLL disabled • Power on, external clock generator, PLL enabled	$2 \times T_C$	10	—	ns
		$2 \times T_C$	10	—	ns
13	Syn reset deassert delay time • Minimum • Maximum (PLL enabled)	$2 \times T_C$	10	—	ns
		$(2 \times T_C) + \text{PLL}_{\text{LOCK}}$	200	—	us
14	Mode select setup time	—	10	—	ns
15	Mode select hold time	—	12	—	ns
16	Minimum edge-triggered interrupt request assertion width	—	7	—	ns
17	Minimum edge-triggered interrupt request deassertion width	—	4	—	ns
18	Delay from interrupt trigger to interrupt code execution	$10 \times T_C + 4$	54	—	ns

Table 7. Reset, Stop, Mode Select, and Interrupt Timing (Continued)

No.	Characteristics	Expression	Min	Max	Unit
19	Duration of level sensitive \overline{IRQA} assertion to ensure interrupt service (when exiting Stop) ^{1, 2, 3}				
	• PLL is active during Stop and Stop delay is enabled (OMR Bit 6 = 0)	$(128 \text{ Kbytes} \times T_C)$	655	—	μs
	• PLL is active during Stop and Stop delay is not enabled (OMR Bit 6 = 1)	$25 \times T_C$	125	—	ns
	• PLL is not active during Stop and Stop delay is enabled (OMR Bit 6 = 0)	$(128K \times T_C) + PLL_{LOCK}$	855	—	μs
	• PLL is not active during Stop and Stop delay is not enabled (OMR Bit 6 = 1)	$(25 \times T_C) + PLL_{LOCK}$	200	—	μs
20	• Delay from \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , \overline{NMI} assertion to general-purpose transfer output valid caused by first interrupt instruction execution ¹	$10 \times T_C + 3.8$	—	53.8	ns
21	Interrupt Requests Rate ¹				
	• ESAI, ESAI_1, ESAI_2, ESAI_3, SHI, SHI_1, Timer, Timer_1	$12 \times T_C$	—	60.0	ns
	• DMA	$8 \times T_C$	—	40.0	ns
	• \overline{IRQ} , \overline{NMI} (edge trigger)	$8 \times T_C$	—	40.0	ns
	• \overline{IRQ} (level trigger)	$12 \times T_C$	—	60.0	ns
22	DMA Requests Rate				
	• Data read from ESAI, ESAI_1, ESAI_2, ESAI_3, SHI, SHI_1	$6 \times T_C$	—	30.0	ns
	• Data write to ESAI, ESAI_1, ESAI_2, ESAI_3, SHI, SHI_1	$7 \times T_C$	—	35.0	ns
	• Timer, Timer_1	$2 \times T_C$	—	10.0	ns
	• \overline{IRQ} , \overline{NMI} (edge trigger)	$3 \times T_C$	—	15.0	ns

Note:

- When using fast interrupts and when \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , and \overline{IRQD} are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
- For PLL disable, if using an external clock (PCTL Bit 13 = 1), no stabilization delay is required and recovery time will be defined by the OMR Bit 6 settings.
For PLL enable, (if bit 12 of the PCTL register is 0), the PLL is shut down during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 200 μs .
- Periodically sampled and not 100% tested.
- \overline{RESET} duration is measured during the time in which \overline{RESET} is asserted, V_{DD} is valid, and the EXTAL input is active and valid. When V_{DD} is valid, but the other “required \overline{RESET} duration” conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

Figure 8 shows the reset timing diagram.




Figure 8. Reset Timing

Figure 9 shows external fast interrupt timing diagram.




Figure 9. External Fast Interrupt Timing

Figure 10 shows external interrupt timing (negative edge-triggered).




Figure 10. External Interrupt Timing (Negative Edge-Triggered)

Figure 11 shows MODE select set-up and hold time diagram.




Figure 11. MODE Select Set-Up and Hold Time

1.2 Module-Level Specifications

Table 8 provides a quick reference to the subsections of this section.

Table 8. Module-Level Specifications

For	See
Section 1.2.1, "Serial Host Interface SPI Protocol Timing"	on page 4
Section 1.2.2, "Serial Host Interface (SHI) I ² C Protocol Timing"	on page 6
Section 1.2.3, "Programming the SHI I ² C Serial Clock"	on page 6
Section 1.2.4, "Enhanced Serial Audio Interface Timing"	on page 8
Section 1.2.5, "GPIO Timing"	on page 29
Section 1.2.6, "JTAG Timing"	on page 30
Section 1.2.7, "Watchdog Timer Timing"	on page 32
Section 1.2.8, "S/PDIF Timing"	on page 33
Section 1.2.9, "EMC Timing Specifications—DSP56724"	on page 34

1.2.1 Serial Host Interface SPI Protocol Timing

Table 9 lists the serial host interface SPI protocol timing.

Table 9. Serial Host Interface SPI Protocol Timing

No.	Characteristics ^{1,3,4}	Mode	Filter Mode	Expression	Min	Max	Unit
23	Minimum serial clock cycle = $t_{SPICC}(\min)$	Master/Slave	Bypassed	$10 \times T_C + 9$	59.0	—	ns
			Very Narrow	$10 \times T_C + 9$	59.0	—	ns
			Narrow	$10 \times T_C + 133$	183.0	—	ns
			Wide	$10 \times T_C + 333$	383.0	—	ns
XX	Tolerable Spike width on data or clock in.	—	Bypassed	—	—	0	ns
			Very Narrow	—	—	10	ns
			Narrow	—	—	50	ns
			Wide	—	—	100	ns
24	Serial clock high period	Master	Bypassed	$0.5 \times (t_{SPICC})$	29.5	—	ns
			Very Narrow	$0.5 \times (t_{SPICC})$	29.5	—	ns
			Narrow	$0.5 \times (t_{SPICC})$	91.5	—	ns
			Wide	$0.5 \times (t_{SPICC})$	191.5	—	ns
		Slave	Bypassed	$2.0 \times T_C + 19.6$	29.6	—	ns
			Very Narrow	$2.0 \times T_C + 19.6$	29.6	—	ns
			Narrow	$2.0 \times T_C + 86.6$	96.6	—	ns
			Wide	$2.0 \times T_C + 186.6$	196.6	—	ns
25	Serial clock low period	Master	Bypassed	$0.5 \times (t_{SPICC})$	29.5	—	ns
			Very Narrow	$0.5 \times (t_{SPICC})$	29.5	—	ns
			Narrow	$0.5 \times (t_{SPICC})$	91.5	—	ns
			Wide	$0.5 \times t_{SPICC}$	191.5	—	ns
		Slave	Bypassed	$2.0 \times T_C + 19.6$	29.6	—	ns
			Very Narrow	$2.0 \times T_C + 19.6$	29.6	—	ns
			Narrow	$2.0 \times T_C + 86.6$	96.6	—	ns
			Wide	$2.0 \times T_C + 186.6$	196.6	—	ns
26	Serial clock rise/fall time	Master	—	—	—	—	ns
		Slave	—	—	—	5	ns

Table 9. Serial Host Interface SPI Protocol Timing (Continued)

No.	Characteristics ^{1,3,4}	Mode	Filter Mode	Expression	Min	Max	Unit
27	\overline{SS} assertion to first SCK edge CPHA = 0	Slave	Bypassed	$2.0 \times T_C + 2$	35	—	ns
			Very Narrow	$2.0 \times T_C + 1$	25	—	ns
			Narrow	—	0	—	ns
			Wide	—	0	—	ns
	CPHA = 1	Slave	Bypassed	—	10	—	ns
			Very Narrow	—	0	—	ns
			Narrow	—	0	—	ns
			Wide	—	0	—	ns
28	Last SCK edge to \overline{SS} not asserted	Slave	Bypassed	—	12	—	ns
			Very Narrow	—	22	—	ns
			Narrow	—	100	—	ns
			Wide	—	200	—	ns
29	Data input valid to SCK edge (data input set-up time)	Master /Slave	Bypassed	—	0	—	ns
			Very Narrow	—	0	—	ns
			Narrow	—	0	—	ns
			Wide	—	0	—	ns
30	SCK last sampling edge to data input not valid	Master /Slave	Bypassed	$2 \times T_C + 10$	20	—	ns
			Very Narrow	$2 \times T_C + 30$	40	—	ns
			Narrow	$2 \times T_C + 60$	70	—	ns
			Wide	—	100.0	—	ns
31	\overline{SS} assertion to data out active	Slave	—	—	5	—	ns
32	\overline{SS} deassertion to data high impedance ²	Slave	—	—	—	9	ns
33	SCK edge to data out valid (data out delay time)	Master /Slave	Bypassed	—	—	45	ns
			Very Narrow	—	—	110	ns
			Narrow	—	—	135	ns
			Wide	—	—	225	ns
34	SCK edge to data out not valid (data out hold time)	Master /Slave	Bypassed	—	10	—	ns
			Very Narrow	—	15	—	ns
			Narrow	—	55	—	ns
			Wide	—	105	—	ns
35	\overline{SS} assertion to data out valid (CPHA = 0)	Slave	—	—	—	14.0	ns

Table 9. Serial Host Interface SPI Protocol Timing (Continued)

No.	Characteristics ^{1,3,4}	Mode	Filter Mode	Expression	Min	Max	Unit
36	First SCK sampling edge to $\overline{\text{HREQ}}$ output deassertion	Slave	Bypassed	—	45	—	ns
			Very Narrow	—	55	—	ns
			Narrow	—	95	—	ns
			Wide	—	145	—	ns
37	Last SCK sampling edge to $\overline{\text{HREQ}}$ output not deasserted (CPHA = 1)	Slave	Bypassed	—	50.0	—	ns
			Very Narrow	—	60.0	—	ns
			Narrow	—	100.0	—	ns
			Wide	—	150.0	—	ns
38	$\overline{\text{SS}}$ deassertion to $\overline{\text{HREQ}}$ output not deasserted (CPHA = 0)	Slave	—	—	45.0	—	ns
39	$\overline{\text{SS}}$ deassertion pulse width (CPHA = 0)	Slave	—	$2 \times T_C$	0	—	ns
40	$\overline{\text{HREQ}}$ in deassertion to last SCK sampling edge ($\overline{\text{HREQ}}$ in set-up time) (CPHA = 1)	Master	—	—	0	—	ns
41	First SCK edge to $\overline{\text{HREQ}}$ in not asserted ($\overline{\text{HREQ}}$ in hold time)	Master	—	—	0	—	ns
42	$\overline{\text{HREQ}}$ assertion width	Master	—	$3.0 \times T_C$	15	—	ns

Note:

1. $0.95 \text{ V} < V_{\text{VDD_CORE}} < 1.05 \text{ V}$ and $T_J < 100^\circ \text{ C}$, $C_L = 50 \text{ pF}$
2. Periodically sampled, not 100% tested
3. All times assume noise free inputs.
4. All times assume internal clock frequency of 200 MHz.
5. SHI_1 specs match those of SHI
6. Slave timings should equal the serial clock high period + the serial clock low period.

Figure 12 shows the SPI master timing (CPHA = 0).




Figure 12. SPI Master Timing (CPHA = 0)

Figure 13 shows the SPI master timing (CPHA = 1).




Figure 13. SPI Master Timing (CPHA = 1)

Figure 14 shows the SPI slave timing (CPHA = 0).




Figure 14. SPI Slave Timing (CPHA = 0)

Figure 15 shows the SPI slave timing (CPHA = 1).




Figure 15. SPI Slave Timing (CPHA = 1)

1.2.2 Serial Host Interface (SHI) I²C Protocol Timing

Table 10 lists the SHI I²C protocol timing diagram.

Table 10. SHI I²C Protocol Timing

Standard I ² C							
No.	Characteristics ^{1,2,3,4,5}	Symbol/ Expression	Standard		Fast-Mode		Unit
			Min	Max	Min	Max	
XX	Tolerable Spike Width on SCL or SDA Filters Bypassed Very Narrow Filters enabled Narrow Filters enabled Wide Filters enabled.	—	—	0 10 50 100	—	0 10 50 100	ns
44	SCL clock frequency	F_{SCL}	—	100	—	400	kHz
44	SCL clock cycle	T_{SCL}	10	—	2.5	—	μ s
45	Bus free time	T_{BUF}	4.7	—	1.3	—	μ s
46	Start condition set-up time	T_{SUSTA}	4.7	—	0.6	—	μ s

Table 10. SHI I²C Protocol Timing (Continued)

Standard I ² C								
No.	Characteristics ^{1,2,3,4,5}	Symbol/ Expression	Standard		Fast-Mode		Unit	
			Min	Max	Min	Max		
47	Start condition hold time	T _{HD;STA}	4.0	—	0.6	—	μs	
48	SCL low period	T _{LOW}	4.7	—	1.3	—	μs	
49	SCL high period	T _{HIGH}	4.0	—	1.3	—	μs	
50	SCL and SDA rise time ⁷	T _R	—	1000	—	300	ns	
51	SCL and SDA fall time ⁷	T _F	—	5.0	—	5.0	ns	
52	Data set-up time	T _{SU;DAT}	250	—	100	—	ns	
53	Data hold time	T _{HD;DAT}	0.0	—	0.0	0.9	μs	
54	DSP clock frequency <ul style="list-style-type: none"> • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled 	F _{OSC}	10.6	—	28.5	—	MHz	
			10.6	—	28.5	—	MHz	
			11.8	—	39.7	—	MHz	
			13.1	—	61.0	—	MHz	
55	SCL low to data out valid	T _{VD;DAT}	—	3.4	—	0.9	μs	
56	Stop condition setup time	T _{SU;STO}	4.0	—	0.6	—	μs	
57	$\overline{\text{HREQ}}$ in deassertion to last SCL edge ($\overline{\text{HREQ}}$ in set-up time)	t _{SU;RQI}	0.0	—	0.0	—	ns	
58	First SCL sampling edge to $\overline{\text{HREQ}}$ output deassertion ² <ul style="list-style-type: none"> • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled 	T _{NG;RQO}	4 × T _C + 30	—	50.0	—	50.0	ns
			4 × T _C + 50	—	70.0	—	70.0	ns
			4 × T _C + 130	—	250.0	—	150.0	ns
			4 × T _C + 230	—	150.0	—	250.0	ns
59	Last SCL edge to $\overline{\text{HREQ}}$ output not deasserted ² <ul style="list-style-type: none"> • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled 	T _{AS;RQO}	2 × T _C + 30	40	—	40	—	ns
			2 × T _C + 40	50	—	50	—	ns
			2 × T _C + 80	90	—	90	—	ns
			2 × T _C + 130	140	—	140	—	ns

Table 10. SHI I²C Protocol Timing (Continued)

Standard I ² C							
No.	Characteristics ^{1,2,3,4,5}	Symbol/ Expression	Standard		Fast-Mode		Unit
			Min	Max	Min	Max	
60	$\overline{\text{HREQ}}$ in assertion to first SCL edge <ul style="list-style-type: none"> • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled 	$T_{\text{AS;RQI}}$	4327	—	927	—	ns
			4317	—	917	—	ns
			4282	—	877	—	ns
			4227	—	827	—	ns
61	First SCL edge to $\overline{\text{HREQ}}$ is not asserted ($\overline{\text{HREQ}}$ in hold time.)	$t_{\text{HO;RQI}}$	0.0	—	0.0	—	ns

Note:

1. $V_{\text{CORE_VDD}} = 1.00 \pm 0.05 \text{ V}$; $T_J = -40^\circ \text{ C to } 100^\circ \text{ C}$, $C_L = 50 \text{ pF}$
2. Pull-up resistor: $R_P (\text{min}) = 1.5 \text{ k}\Omega$
3. Capacitive load: $C_b (\text{max}) = 50 \text{ pF}$
5. All times assume noise free inputs
5. All times assume internal clock frequency of 200 MHz
6. SHI_1 specs match those of SHI
7. The numbers listed are based on the module/pad design and its characteristics during output. The module is compliant with I²C standard, so the module should receive I²C bus compliant signal without any issue.

1.2.3 Programming the SHI I²C Serial Clock

The programmed serial clock cycle, $T_{\text{I}^2\text{CCP}}$, is specified by the value of the HDM[7:0] and HRS bits of the HCKR (SHI clock control register).

The expression for $T_{\text{I}^2\text{CCP}}$ is

$$T_{\text{I}^2\text{CCP}} = [T_C \times 2 \times (\text{HDM}[7:0] + 1) \times (7 \times (1 - \text{HRS}) + 1)] \quad \text{Eqn. 4}$$

where

- HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.
- HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256 (HDM[7:0] = \$00 to \$FF) may be selected.

In I²C mode, the user may select a value for the programmed serial clock cycle from

$$6 \times T_C \quad (\text{if HDM}[7:0] = \$02 \text{ and HRS} = 1) \quad \text{Eqn. 5}$$

to

$$4096 \times T_C \quad (\text{if HDM}[7:0] = \$FF \text{ and HRS} = 0) \quad \text{Eqn. 6}$$

The programmed serial clock cycle ($T_{\text{I}^2\text{CCP}}$) should be chosen in order to achieve the desired SCL serial clock cycle (T_{SCL}), as shown in next.

$$T_{\text{I}^2\text{CCP}} + 3 \times T_C + 45\text{ns} + T_R \quad (\text{Nominal, SCL Serial Clock Cycle (TSCL) generated as master}) \quad \text{Eqn. 7}$$

Figure 16 shows the I²C timing diagram.




Figure 16. I²C Timing

1.2.4 Enhanced Serial Audio Interface Timing

Table 11 lists the enhanced serial audio interface timing.

Table 11. Enhanced Serial Audio Interface Timing

No.	Characteristics ^{1, 2, 3}	Symbol	Expression ³	Min	Max	Condition ⁴	Unit
62	Clock cycle ⁵	t_{SSICC}	$4 \times T_C$ $4 \times T_C$	20.0 20.0	— —	i ck i ck	ns
63	Clock high period • For internal clock • For external clock	— —	$2 \times T_C$ $2 \times T_C$	10 10	— —	— —	ns
64	Clock low period • For internal clock • For external clock	— —	$2 \times T_C$ $2 \times T_C$	10 10	— —	— —	ns
65	SCKR rising edge to FSR out (bl) high	—	—	— —	17.0 7.0	x ck i ck a	ns
66	SCKR rising edge to FSR out (bl) low	—	—	— —	17.0 7.0	x ck i ck a	ns
67	SCKR rising edge to FSR out (wr) high ⁶	—	—	— —	19.0 9.0	x ck i ck a	ns
68	SCKR rising edge to FSR out (wr) low ⁶	—	—	— —	19.0 9.0	x ck i ck a	ns
69	SCKR rising edge to FSR out (wl) high	—	—	— —	16.0 6.0	x ck i ck a	ns
70	SCKR rising edge to FSR out (wl) low	—	—	— —	17.0 7.0	x ck i ck a	ns

Table 11. Enhanced Serial Audio Interface Timing (Continued)

No.	Characteristics ^{1, 2, 3}	Symbol	Expression ³	Min	Max	Condition ⁴	Unit
71	Data in setup time before SCKR (SCK in synchronous mode) falling edge	—	—	0.0 19.0	— —	x ck i ck	ns
72	Data in hold time after SCKR falling edge	—	—	3.5 9.0	— —	x ck i ck	ns
73	FSR input (bl, wr) high before SCKR falling edge ⁶	—	—	2.0 12.0	— —	x ck i ck a	ns
74	FSR input (wl) high before SCKR falling edge	—	—	2.0 12.0	— —	x ck i ck a	ns
75	FSR input hold time after SCKR falling edge	—	—	2.5 8.5	— —	x ck i ck a	ns
76	Flags input setup before SCKR falling edge	—	—	0.0 19.0	— —	x ck i ck s	ns
77	Flags input hold time after SCKR falling edge	—	—	6.0 0.0	— —	x ck i ck s	ns
78	SCKT rising edge to FST out (bl) high	—	—	— —	18.0 8.0	x ck i ck	ns
79	SCKT rising edge to FST out (bl) low	—	—	— —	20.0 10.0	x ck i ck	ns
80	SCKT rising edge to FST out (wr) high ⁶	—	—	— —	20.0 10.0	x ck i ck	ns
81	SCKT rising edge to FST out (wr) low ⁶	—	—	— —	22.0 12.0	x ck i ck	ns
82	SCKT rising edge to FST out (wl) high	—	—	— —	15.0 9.0	x ck i ck	ns
83	SCKT rising edge to FST out (wl) low	—	—	— —	15.0 10.0	x ck i ck	ns
84	SCKT rising edge to data out enable from high impedance	—	—	— —	22.0 17.0	x ck i ck	ns
85	SCKT rising edge to transmitter #0 drive enable assertion	—	—	— —	17.0 11.0	x ck i ck	ns
86	SCKT rising edge to data out valid	—	—	— —	25.0 13.0	x ck i ck	ns
87	SCKT rising edge to data out high impedance ⁷	—	—	— —	25.0 16.0	x ck i ck	ns
88	SCKT rising edge to transmitter #0 drive enable deassertion ⁷	—	—	— —	14.0 9.0	x ck i ck	ns
89	FST input (bl, wr) setup time before SCKT falling edge ⁶	—	—	2.0 18.0	— —	x ck i ck	ns
90	FST input (wl) setup time before SCKT falling edge	—	—	2.0 18.0	— —	x ck i ck	ns
91	FST input hold time after SCKT falling edge	—	—	4.0 5.0	— —	x ck i ck	ns