

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **ACT8938**

Rev 3, 23-Dec-11

# **Advanced PMU for Marvell Aspen**

#### **FEATURES**

- Optimized for Marvell Aspen Processors
- Three Step-Down DC/DC Converters
- Four Low-Dropout Linear Regulators
- Integrated ActivePath<sup>™</sup> Charger
- I<sup>2</sup>C<sup>TM</sup> Serial Interface
- Advanced Enable/Disable Sequencing Controller
- Minimal External Components
- Tiny 5×5mm TQFN55-40 Package
  - 0.75mm Package Height
  - Pb-Free and RoHS Compliant

#### **GENERAL DESCRIPTION**

The ACT8938 is a complete, cost effective, highly efficient  $ActivePMU^{TM}$  power management solution, optimized for the unique power, voltage sequencing, and control requirements of the Marvell Aspen processor.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators, along with a complete battery charging solution featuring the advanced *ActivePath*<sup>TM</sup> system-power selection function.

The three DC/DC converters utilize a high efficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are high-performance, low-noise regulators that supply up to 150mA, 150mA, 320mA and 320mA respectively.

The ACT8938 is available in a compact, Pb-Free and RoHS-compliant TQFN55-40 package .

#### TYPICAL APPLICATION DIAGRAM









TABLE OF CONTENTS	
General Information	
Functional Block Diagramp	
Ordering Information	
Pin Configuration	
Pin Descriptions	p. 05
Absolute Maximum Ratings	ე. 07
1 <sup>2</sup> C Interface Electrical Characteristics	ე. 08
Global Register Map	o. 09
Register and Bit Descriptions	
System Control Electrical Characteristics	
Step-Down DC/DC Electrical Characteristics	
Low-Noise LDO Electrical Characteristics	
ActivePath <sup>TM</sup> Charger Electrical Characteristics	
Typical Performance Characteristics	
•	
System control information	
Interfacing with the Marvell Aspen	
Control Signals	
Push-Button Control	
Control Sequences	
Functional Description	
I <sup>2</sup> C Interface	
Voltage Monitor and Interrupt	
Thermal Shutdown	<mark>շ. 34</mark>
Step-own DC/DC Regulators	o. 35
General Description	
100% Duty Cycle Operation	
Synchronous Rectification	
Soft-Start	
Compensation	
Configuration Options	p. 35
OK[] and Output Fault Interrupt	<mark>շ. 3</mark> 6
PCB Layout Considerations	ა. 36
Low-Noise, Low-Dropout Linear Regulators	o. 37
General Description	
Output Current Limit	
Compensation	
Configuration Options	
OK[] and Output Fault Interrupt	<mark>շ. 37</mark>
PCB Layout Considerations	
ActivePath <sup>™</sup> Chargerr	o. 39
General Description	
ActivePath Architecture	
System Configuration Optimization	
Input Protectionr	
Battery Managementr	
Charge Current Programmingr	
Charge Input Interrupts	
Charge-Control State Machine	p. 42
State Machine Interrupts	o. 42
Thermal Regulation	
Charge Safety Timers	
Charge Timer Interrupts	
Charge Status Indicator	
Reverse-Current Protection	
Battery Temperature Monitoring	
Battery Temperature Interrupts	ว. 44
TQFN55-40 Package Outline and Dimensions	<mark>ე. 4</mark> 5

- 2 -



#### **FUNCTIONAL BLOCK DIAGRAM**






#### ORDERING INFORMATION®


PART NUMBER	V <sub>OUT1</sub> /V <sub>STBY1</sub> ®	V <sub>OUT2</sub> /V <sub>STBY2</sub>	V <sub>OUT3</sub> /V <sub>STBY3</sub>	V <sub>OUT4</sub>	V <sub>OUT5</sub>	V <sub>OUT6</sub>	<b>V</b> OUT7	PACKAGE	PINS	TEMPERATURE RANGE
ACT8938QJ133-T	1.8V/1.8V	3.3V/3.3V	1.2V/1.1V	1.8V	3.3V	3.3V	3.3V	TQFN55-40	40	-40°C to +85°C
ACT8938QJ131-T	1.8V/1.8V	3.3V/3.3V	1.1V/1.0V	1.8V	3.3V	3.3V	3.3V	TQFN55-40	40	-40°C to +85°C

- ①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless otherwise specified.
- ②: Standard product options are listed in this table. Contact factory for custom options. Minimum order quantity is 12,000 units.
- ③: To select  $V_{STBYx}$  as the output regulation voltage for REGx, drive VSEL to logic high.  $V_{STBYx}$  can be set by software via I<sup>2</sup>C interface. Refer to appropriate sections of this datasheet for  $V_{STBYx}$  setting.



#### PIN CONFIGURATION

#### **TOP VIEW**



Thin - QFN (TQFN55-40)

- 4 -



## **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION					
1	REFBP	Reference Bypass. Connect a 0.047μF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.					
2	OUT1	Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.					
3	GA	Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible.					
4	OUT4	REG4 output. Capable of delivering up to 150mA of output current. Connect a 1.5μF ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.					
5	OUT5	REG5 output. Capable of delivering up to 150mA of output current. Connect a 1.5μF ceramic capacitor from OUT5 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.					
6	INL	Power Input for REG4, REG5, REG6, and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.					
7	OUT7	REG7 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.					
8	OUT6	REG6 output. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT6 to GA. The output is discharged to GA with 1. 5kΩ resistor when disabled.					
9	nPBIN	Master Enable Input. Drive nPBIN to GA through a $50k\Omega$ resistor to enable the IC, drive nPBII directly to GA to assert a manual reset condition. Refer to the <i>nPBIN Multi-Function Input</i> sect for more information. nPBIN is internally pulled up to VSYS through a $35k\Omega$ resistor.					
10	PWRHLD	Power Hold Input. Refer to the Control Sequences section for more information.					
11	nRSTO	Active Low Reset Output. See the nRSTO Output section for more information.					
12	nIRQ	Open-Drain Interrupt Output. nIRQ is asserted any time an unmasked fault condition exists or a charger interrupt occurs. See the <i>nIRQ Output</i> section for more information.					
13	nPBSTAT	Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise. See the <i>nPBSTAT Output</i> section for more information.					
14	GP3	Power Ground for REG3. Connect GA, GP12, and GP3 together at a single point as close to the IC as possible.					
15	SW3	Switching Node Output for REG3.					
16	VP3	Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible.					
17	OUT3	Output Feedback Sense for REG3.					
18	nHIB	Hibernate Mode Input. Refer to the Control Sequences section for more information.					
19	nLBO	Low Battery Indicator Output. nLBO is asserted low whenever the voltage at LBI is lower than 1.2V, and is high-Z otherwise. See the <i>Precision Voltage Detector</i> section for more information.					
20	LBI	Low Battery Input. The input voltage is compared to 1.2V and the output of this comparison drives nLBO. See the <i>Precision Voltage Detector</i> section for more information.					
21	ACIN	AC Input Supply Detection. See the Charge Current Programming section for more information.					
22	CHGLEV	Charge Current Selection Input. See the Charge Current Programming section for more information.					



## PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
23	ISET	Charge Current Set. Program the charge current by connecting a resistor (R <sub>ISET</sub> ) between ISET and GA. See the <i>Charge Current Programming</i> section for more information.
24	ТН	Temperature Sensing Input. Connect to battery thermistor. TH is pulled up with a 102μA (typ) current internally. See the <i>Battery Temperature Monitoring</i> section for more information.
25	VSEL	Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the <i>Output Voltage Programming</i> section for more information.
26	SCL	Clock Input for I <sup>2</sup> C Serial Interface.
27	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of SCL.
28	nSTAT	Active-Low Open-Drain Charger Status Output. nSTAT has a 8mA (typ) current limit, allowing it to directly drive an indicator LED without additional external components. See the <i>Charge Status Indicator</i> section for more information.
29, 30	BAT	Battery Charger Output. Connect this pin directly to the battery anode (+ terminal)
31, 32	VSYS	System Output Pin. Bypass to GA with a 10µF or larger ceramic capacitor.
33	CHGIN	Power Input for the Battery Charger. Bypass CHGIN to GA with a capacitor placed as close to the IC as possible. The battery charger is automatically enabled when a valid voltage is present on CHGIN.
34	OUT2	Output Feedback Sense for REG2.
35	VP2	Power Input for REG2. Bypass to GP12 with a high quality ceramic capacitor placed as close to the IC as possible.
36	SW2	Switching Node Output for REG2.
37	GP12	Power Ground for REG1 and REG2. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible.
38	SW1	Switching Node Output for REG1.
39	VP1	Power Input for REG1. Bypass to GP12 with a high quality ceramic capacitor placed as close to the IC as possible.
40	NC	No Connect. Not internally connected.
EP	EP	Exposed Pad. Must be soldered to ground on PCB.



# **ABSOLUTE MAXIMUM RATINGS®**

PARAMETER	VALUE	UNIT
VP1, VP2 to GP12 VP3 to GP3	-0.3 to +6	V
BAT, VSYS, INL to GA	-0.3 to +6	V
CHGIN to GA	-0.3 to +14	V
SW1, OUT1 to GP12	-0.3 to (V <sub>VP1</sub> + 0.3)	V
SW2, OUT2 to GP12	-0.3 to (V <sub>VP2</sub> + 0.3)	V
SW3, OUT3 to GP3	-0.3 to (V <sub>VP3</sub> + 0.3)	V
nIRQ, nLBO, nPBSTAT, nRSTO, nSTAT to GA	-0.3 to +6	V
nPBIN, ACIN, CHGLEV, ISET, LBI, PWRHLD, nHIB, REFBP, SCL, SDA, TH, VSEL to GA	-0.3 to (VSYS+0.3)	V
OUT4, OUT5, OUT6, OUT7 to GA	-0.3 to (V <sub>INL</sub> + 0.3)	V
GP12, GP3 to GA	-0.3 to +0.3	V
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Maximum Power Dissipation TQFN55-40 (Thermal Resistance $\theta_{JA}$ = 30°C/W)	2.7	W
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.




# I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

( $V_{VSYS}$  = 3.6V,  $T_A$  = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	$V_{VSYS}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C			0.35	V
SCL, SDA Input High	$V_{VSYS}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C	1.55			V
SDA Leakage Current				1	μA
SCL Leakage Current			8	18	μA
SDA Output Low	I <sub>OL</sub> = 5mA			0.35	V
SCL Clock Period, t <sub>SCL</sub>		1.5			μs
SDA Data Setup Time, t <sub>SU</sub>		100			ns
SDA Data Hold Time, t <sub>HD</sub>		300			ns
Start Setup Time, t <sub>ST</sub>	For Start Condition	100			ns
Stop Setup Time, t <sub>SP</sub>	For Stop Condition	100			ns

Figure 1: I<sup>2</sup>C Compatible Serial Bus Timing





# **GLOBAL REGISTER MAP**

Name	<u>GL</u>	OBAL F	<u> </u>	FIX IAIL	71										
Name	OUTPUT ADDRESS														
Sys   Sys   Sys   DeFAULT    1	0011-01	ADDICESS		D7	D6	D5	D4	_	D2	D1	D0				
Name	SYS	0x00		TRST	nSYSMODE	nSYSLEVMSK	nSYSSTAT	SYSLEV[3]	SYSLEV[2]	SYSLEV[1]	SYSLEV[0]				
NAME	010	0,00	DEFAULT <sup>®</sup>	1		0	R	_		1	1				
REG1	SYS	0x01		Reserved	FRC_ON1	Reserved	Reserved	SCRATCH	SCRATCH	HBRDY	SCRATCH				
REG1   DXZU	010	0.01	DEFAULT <sup>®</sup>		0		-	-	_	0					
REG1   0x21	RFG1	0x20		Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]				
REG1   0x2   0x3	INLOT	0,20		0			· ·	-	•		•				
REG1	RFG1	0x21		Reserved	Reserved	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]				
REG3   0x40   DEFAULT*   0	INLOT	UNZI	DEFAULT <sup>®</sup>	0	0	1	0	0	1	0	0				
REG2	RFG1	0x22		ON	PHASE	MODE	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK					
REG2	INLOT	UNZZ	DEFAULT <sup>®</sup>	~	0	0	0	1	~	0	R				
DEFAULT   O	RFG2	0x30		Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]				
REG2	INLOZ	0,00	DEFAULT <sup>®</sup>	0	0	1		1	0	0	1				
DEFAULT   0	RFG2	0x31		Reserved	Reserved	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]				
REG2	INLOZ	0.01	DEFAULT <sup>®</sup>	0	0	1	1	1	0	0	1				
NAME   Reserved   Re	RFG2	0x32						DELAY[1]							
REG3   0x40   DEFAULT®   0	INLOZ	0,02		0	0	_		-	_	0					
NAME	RFG3	0x40		Reserved		VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]				
REG3	INEGO	0,40		0			\ <u></u>	-							
NAME	RFG3	0v41		Reserved	Reserved	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]				
REG3	INEGO	0X <del>-1</del> 1	DEFAULT <sup>®</sup>	0	0	0	1	·	1	0	0				
REG4	RFG3	0x42		ON	Reserved	MODE	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK	OK				
Name	INEGO	UNTZ	DEFAULT <sup>®</sup>	0	0	_	· ·	·		_					
REG4   Ox51   DEFAULT   O	RFG4	0x50		Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]				
REGG	I LOT	0,00		0		1		0	•		0				
REG5	RFG4	0x51		ON	DIS	LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK					
REGS   0x54   DEFAULT®   0	I LOT	0,01				_		-		_					
NAME   NAME   NESTIGN   NAME	RFG5	0x54		Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]				
REGS   DEFAULT®   O		0,101					· ·		~						
REG6	RFG5	0x55				LOWIQ	DELAY[2]	DELAY[1]	DELAY[0]	nFLTMSK					
REG6   0X60   DEFAULT® 0 0 0 1 1 1 1 1 0 0 0 1 1   1	I L C C	0,00	DEFAULT <sup>®</sup>	0	1	_			1						
REG6	REG6	0x60		Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]				
REG6	I L C C	0,00						-	_						
REG7 0x64	RFG6	0x61													
REG7		3,01								_					
REG7	RFG7	0x64													
Default   Defa		0,01						•							
APCH 0x70   NAME   Reserved   Res	RFG7	0x65		ON	DIS		DELAY[2]	DELAY[1]		nFLTMSK					
APCH 0x70 DEFAULT® 0 1 0 1 0 0 0 0   APCH 0x71 NAME SUSCHG Reserved TOTTIMO[1] TOTTIMO[0] PRETIMO[1] PRETIMO[0] OVPSET[1] OVPSET[0]   APCH 0x78 NAME TIMRSTAT TEMPSTAT INSTAT CHGSTAT TIMRDAT TEMPDAT INDAT CHGDAT   APCH 0x79 NAME TIMRTOT TEMPIN INCON CHGEOCIN TIMRPRE TEMPOUT INDIS CHGEOCOUT   APCH 0x7A NAME Reserved Reserved CSTATE[0] CSTATE[1] Reserved Reserved ACINSTAT Reserved	11207	0,00					-	_	~	_					
APCH	APCH	0x70													
APCH 0x71 DEFAULT® 0 0 1 0 1 0 0 0   APCH 0x78 NAME TIMRSTAT TEMPSTAT INSTAT CHGSTAT TIMRDAT TEMPDAT INDAT CHGDAT   APCH 0x79 NAME TIMRTOT TEMPIN INCON CHGEOCIN TIMRPRE TEMPOUT INDIS CHGEOCOUT   APCH 0x7A NAME Reserved Reserved CSTATE[0] CSTATE[1] Reserved Reserved ACINSTAT Reserved	/ 11 011	OAT 0				•	· ·		_						
APCH 0x78	APCH	0x71													
APCH 0x78 DEFAULT <sup>©</sup> 0 0 0 0 R R R R   APCH 0x79 NAME TIMRTOT TEMPIN INCON CHGEOCIN TIMRPRE TEMPOUT INDIS CHGEOCOUT   DEFAULT <sup>©</sup> 0 0 0 0 0 0 0 0   APCH 0x74 NAME Reserved Reserved CSTATE[0] CSTATE[1] Reserved Reserved ACINSTAT Reserved	7 11 011	OAT 1						-			_				
APCH 0x79	APCH	0x78					CHGSTAT				CHGDAT				
APCH 0x79 DEFAULT <sup>©</sup> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	/ (1 011	0.770	DEFAULT <sup>®</sup>	0	0	_		R	R	R	R				
ARCH OXZA NAME Reserved Reserved CSTATE[0] CSTATE[1] Reserved Reserved ACINSTAT Reserved	APCH	0x79		TIMRTOT	TEMPIN		CHGEOCIN	TIMRPRE	TEMPOUT	INDIS	CHGEOCOUT				
ADCH I OVZA	AI OII	0713	DEFAULT <sup>®</sup>	0	0		0	0	0	0	0				
/"   0   0   R   R   R   R   R   R   R   R	ΔРСН	0χ7Δ		Reserved	Reserved	CSTATE[0]	CSTATE[1]	Reserved	Reserved	ACINSTAT	Reserved				
	AI OII	VAIA	DEFAULT <sup>®</sup>	0	0	R	R	R	R	R	R				

①: Default values of ACT8938QJ133-T.

②: All bits are automatically cleared to default values when the input power is removed or falls below the system UVLO.



## **REGISTER AND BIT DESCRIPTIONS**

Table 1:

#### **Global Register Map**

	l	-			
ОИТРИТ	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
SYS	0x00	[7]	TRST	R/W	Reset Timer Setting. Defines the reset time-out threshold. Reset time-out is 65ms when value is 1, reset time-out is 260ms when value is 0. See <i>nRSTO Output</i> section for more information.
SYS	0x00	[6]	nSYSMODE	R/W	SYSLEV Mode Select. Defines the response to the SYSLEV voltage detector, 1: Generate an interrupt when $V_{\text{VSYS}}$ falls below the programmed SYSLEV threshold, 0: automatic shutdown when $V_{\text{VSYS}}$ falls below the programmed SYSLEV threshold.
SYS	0x00	[5]	nSYSLEVMSK	R/W	System Voltage Level Interrupt Mask. SYSLEV interrupt is masked by default, set to 1 to unmask this interrupt. See the <i>Programmable System Voltage Monitor</i> section for more information
SYS	0x00	[4]	nSYSSTAT	R	System Voltage Status. Value is 1 when $V_{VSYS}$ is lower than the SYSLEV voltage threshold, value is 0 when $V_{VSYS}$ is higher than the system voltage detection threshold.
SYS	0x00	[3:0]	SYSLEV	R/W	System Voltage Detect Threshold. Defines the SYSLEV voltage threshold. See the <i>Programmable System Voltage Monitor</i> section for more information.
SYS	0x01	[7]	-	R/W	Reserved.
SYS	0x01	[6]	FRC_ON1	R/W	Force-On bit for REG1. Set bit to 1 before entering Hibernate mode to keep REG1 ON during Hibernate even when PWRHLD is de-asserted. Clear bit to 0 after waking from Hibernate mode.
SYS	0x01	[5:4]	-	R/W	Reserved.
SYS	0x01	[3:2]	SCRATCH	R/W	Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared when system voltage falls below UVLO threshold.
SYS	0x01	[1]	HBRDY	R/W	Hibernate Ready Flag. Set bit to 1 before entering Hibernate mode, then read this bit during enable sequence to identify system status: if bit value is 1 the system is waking from Hibernate mode, if bit value is 0 the system is waking from a disabled state.
SYS	0x01	[0]	SCRATCH	R/W	Scratchpad Bit. Non-functional bit, maybe be used by user to store system status information. Volatile bit, which is cleared when system voltage falls below UVLO threshold.
REG1	0x20	[7:6]	-	R	Reserved.
REG1	0x20	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG1	0x21	[7:6]	-	R	Reserved.
REG1	0x21	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG1	0x22	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG1	0x22	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG1	0x22	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions.
REG1	0x22	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information.



OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG1	0x22	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG1	0x22	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG2	0x30	[7:6]	ı	R	Reserved.
REG2	0x30	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x31	[7:6]	-	R	Reserved.
REG2	0x31	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x32	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG2	0x32	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG2	0x32	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to powersavings mode under light-load conditions.
REG2	0x32	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information.
REG2	0x32	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG2	0x32	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG3	0x40	[7:6]	ı	R	Reserved.
REG3	0x40	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information.
REG3	0x41	[7:6]	-	R	Reserved.
REG3	0x41	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG3	0x42	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG3	0x42	[6]	-	R/W	Reserved.
REG3	0x42	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to powersavings mode under light-load conditions.
REG3	0x42	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information.
REG3	0x42	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts.
REG3	0x42	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.



OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG4	0x50	[7:6]	-	R	Reserved.
REG4	0x50	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG4	0x51	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG4	0x51	[6]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG4	0x51	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG4	0x51	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG4	0x51	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG4	0x51	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG5	0x54	[7:6]	-	R	Reserved.
REG5	0x54	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG5	0x55	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG5	0x55	[6]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG5	0x55	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG5	0x55	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG5	0x55	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts.
REG5	0x55	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG6	0x60	[7:6]	-	R	Reserved.
REG6	0x60	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG6	0x61	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG6	0x61	[6]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG6	0x61	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG6	0x61	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information.
REG6	0x61	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts.



OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG6	0x61	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG7	0x64	[7:6]	1	R	Reserved.
REG7	0x64	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG7	0x65	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG7	0x65	[6]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG7	0x65	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG7	0x65	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information.
REG7	0x65	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault- interrupts, clear bit to 0 to disable fault-interrupts.
REG7	0x65	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
APCH	0x70	[7:0]	-	R/W	Reserved.
APCH	0x71	[7]	SUSCHG	R/W	Charge Suspend Control Input. Set bit to 1 to suspend charging, clear bit to 0 to allow charging to resume.
APCH	0x71	[6]	-	R/W	Reserved.
APCH	0x71	[5:4]	TOTTIMO	R/W	Total Charge Time-out Selection. See the <i>Charge Safety Timers</i> section for more information.
APCH	0x71	[3:2]	PRETIMO	R/W	Precondition Charge Time-out Selection. See the <i>Charge Safety Timers</i> section for more information.
APCH	0x71	[1:0]	OVPSET	R/W	Input Over-Voltage Protection Threshold Selection. See the Input Over-Voltage Protection section for more information.
APCH	0x78	[7]	TIMRSTAT®	R/W	Charge Time-out Interrupt Status. Set this bit with TIMRPRE[] and/or TIMRTOT[] to 1 to generate an interrupt when charge safety timers expire, read this bit to get charge time-out interrupt status. See the <i>Charge Safety Timers</i> section for more information.
APCH	0x78	[6]	TEMPSTAT®	R/W	Battery Temperature Interrupt Status. Set this bit with TEMPIN[] and/or TEMPOUT[] to 1 to generate an interrupt when a battery temperature event occurs, read this bit to get the battery temperature interrupt status. See the Battery Temperature Monitoring section for more information.
APCH	0x78	[5]	INSTAT	R/W	Input Voltage Interrupt Status. Set this bit with INCON[] and/or INDIS[] to generate an interrupt when UVLO or OVP condition occurs, read this bit to get the input voltage interrupt status. See the <i>Charge Current Programming</i> section for more information.
APCH	0x78	[4]	CHGSTAT <sup>®</sup>	R/W	Charge State Interrupt Status. Set this bit with CHGEOCIN[] and/or CHGEOCOUT[] to 1 to generate an interrupt when the state machine gets in or out of EOC state, read this bit to get the charger state interrupt status. See the State Machine Interrupts section for more information.
APCH	0x78	[3]	TIMRDAT®	R	Charge Timer Status. Value is 1 when precondition time-out or total charge time-out occurs. Value is 0 in other case.



OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
APCH	0x78	[2]	TEMPDAT <sup>®</sup>	R	Temperature Status. Value is 0 when battery temperature is outside of valid range. Value is 1 when battery temperature is inside of valid range.
APCH	0x78	[1]	INDAT	R	Input Voltage Status. Value is 1 when a valid input at CHGIN is present. Value is 0 when a valid input at CHGIN is not present.
APCH	0x78	[0]	CHGDAT <sup>®</sup>	R	Charge State Machine Status. Value is 1 indicates the charger state machine is in EOC state, value is 0 indicates the charger state machine is in other states.
APCH	0x79	[7]	TIMRTOT	R/W	Total Charge Time-out Interrupt Control. Set both this bit and TIMRSTAT[] to 1 to generate an interrupt when a total charge time-out occurs. See the <i>Charge Safety Timers</i> section for more information.
APCH	0x79	[6]	TEMPIN	R/W	Battery Temperature Interrupt Control. Set both this bit and TEMPSTAT[] to 1 to generate an interrupt when the battery temperature goes into the valid range. See the <i>Battery Temperature Monitoring</i> section for more information.
APCH	0x79	[5]	INCON	R/W	Input Voltage Interrupt Control. Set both this bit and INSTAT[] to 1 to generate an interrupt when CHGIN input voltage goes into the valid range. See the <i>Charge Current Programming</i> section for more information.
APCH	0x79	[4]	CHGEOCIN	R/W	Charge State Interrupt Control. Set both this bit and CHGSTAT[] to 1 to generate an interrupt when the state machine goes into the EOC state. See the <i>State Machine Interrupts</i> section for more information.
APCH	0x79	[3]	TIMRPRE	R/W	PRECHARGE Time-out Interrupt Control. Set both this bit and TIMRSTAT[] to 1 to generate an interrupt when a PRECHARGE time-out occurs. See the <i>Charge Safety Timers</i> section for more information.
APCH	0x79	[2]	TEMPOUT	R/W	Battery Temperature Interrupt Control. Set both this bit and TEMPSTAT[] to 1 to generate an interrupt when the battery temperature goes out of the valid range. See the <i>Battery Temperature Monitoring</i> section for more information.
APCH	0x79	[1]	INDIS	R/W	Input Voltage Interrupt Control. Set both this bit and INSTAT[] to 1 to generate an interrupt when CHGIN input voltage goes out of the valid range. See the <i>Charge Current Programming</i> section for more information.
APCH	0x79	[0]	CHGEOCOUT	R/W	Charge State Interrupt Control. Set both this bit and CHGSTAT[] to 1 to generate an interrupt when the state machines jumps out of the EOC state. See the <i>State Machine Interrupts</i> section for more information.
APCH	0x7A	[7:6]	-	R	Reserved.
APCH	0x7A	[5:4]	CSTATE	R	Charge State. Values indicate the current charging state. See the <i>State Machine Interrupts</i> section for more information.
APCH	0x7A	[3:2]	-	R	Reserved.
APCH	0x7A	[1]	ACINSTAT	R	ACIN Status. Indicates the state of the ACIN input, typically in order to identify the type of input supply connected. Value is 1 when ACIN is above the 1.2V precision threshold, value is 0 when ACIN is below this threshold.
APCH	0x7A	[0]	-	R	Reserved.

 $<sup>\</sup>odot$  : Valid only when CHGIN UVLO Threshold<br/>-V\_CHGIN<br/>-CHGIN OVP Threshold.



## SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

 $(V_{VSYS} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.7		5.5	V
UVLO Threshold Voltage	V <sub>VSYS</sub> Rising	2.2	2.45	2.65	V
UVLO Hysteresis	V <sub>VSYS</sub> Falling		200		mV
Supply Current	REG1 Enabled. REG2, REG3, REG4, REG5, REG6 and REG7 Disabled		150		
	REG1, REG2, REG3, REG4 and REG5 Enabled. REG6 and REG7 Disabled	350		μA	
	REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled		420		
Shutdown Supply Current	All Regulators Disabled		8	18	μΑ
Oscillator Frequency		1.8	2	2.2	MHz
Logic High Input Voltage <sup>®</sup>		1.4			V
Logic Low Input Voltage				0.4	V
Leakage Current	$V_{nIRQ} = V_{nRSTO} = 4.2V$			1	μΑ
LBI Threshold Voltage	V <sub>BAT</sub> Falling	1.03	1.2	1.31	V
LBI Hysteresis Threshold	V <sub>BAT</sub> Rising		200		mV
Low Level Output Voltage®	I <sub>SINK</sub> = 5mA			0.35	V
nRSTO Delay			65 <sup>®</sup>		ms
Thermal Shutdown Temperature	Temperature rising		160		°C
Thermal Shutdown Hysteresis			20		°C

①: PWRHLD, nHIB, VSEL are logic inputs.

②: nLBO, nPBSTAT, nIRQ, nRSTO are open drain outputs.

 $<sup>\</sup>ensuremath{\mathfrak{I}}$  : Typical value shown. Actual value may vary from 56.3ms to 72.8ms.



## STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25$ °C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
UVLO Threshold	Input Voltage Rising 2.5 2.6 2		2.7	V	
UVLO Hysteresis	Input Voltage Falling		100		mV
Quiescent Supply Current	Regulator Enabled		65	90	μA
Shutdown Current	V <sub>VP</sub> = 5.5V, Regulator Disabled		0	1	μA
Output Voltage Accuracy	V <sub>OUT</sub> ≥ 1.2V, I <sub>OUT</sub> = 10mA	-1%	$V_{NOM}^{\scriptscriptstyle{\oplus}}$	1%	V
	V <sub>OUT</sub> < 1.2V, I <sub>OUT</sub> = 10mA	-2%	$V_{NOM}^{\scriptscriptstyle{\oplus}}$	2%	V
Line Regulation	$V_{VP} = Max(V_{NOM}^{\odot} + 1, 3.2V) \text{ to } 5.5V$		0.15		%/V
Load Regulation	I <sub>OUT</sub> = 10mA to IMAX <sup>©</sup>		0.0017		%/mA
Power Good Threshold	V <sub>OUT</sub> Rising		93		%V <sub>NOM</sub>
Power Good Hysteresis	V <sub>OUT</sub> Falling		2		%V <sub>NOM</sub>
Ossillator Fraguency	V <sub>OUT</sub> ≥ 20% of V <sub>NOM</sub>	1.8	2	2.2	MHz
Oscillator Frequency	V <sub>OUT</sub> = 0V		500		kHz
Soft-Start Period			400		μs
Minimum On-Time			75		ns
REG1					
Maximum Output Current		1.15			Α
Current Limit		1.5	1.8	2.1	Α
PMOS On-Resistance	I <sub>SW1</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW1</sub> = 100mA		0.16		Ω
SW1 Leakage Current	$V_{VP1} = 5.5V$ , $V_{SW1} = 0$ or $5.5V$			1	μA
REG2					
Maximum Output Current		1.15			Α
Current Limit		1.5	1.8	2.1	А
PMOS On-Resistance	I <sub>SW2</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW2</sub> = 100mA		0.16		Ω
SW2 Leakage Current	$V_{VP2} = 5.5V$ , $V_{SW2} = 0$ or $5.5V$			1	μA
REG3					
Maximum Output Current		1.3			Α
Current Limit		1.7	2.1	2.5	Α
PMOS On-Resistance	I <sub>SW3</sub> = -100mA		0.16		Ω
NMOS On-Resistance	I <sub>SW3</sub> = 100mA		0.16		Ω
SW3 Leakage Current	V <sub>VP3</sub> = 5.5V, V <sub>SW3</sub> = 0 or 5.5V		0	1	μA

 $<sup>\</sup>textcircled{1.5} V_{NOM} \ refers \ to \ the \ nominal \ output \ voltage \ level \ for \ V_{OUT} \ as \ defined \ by \ the \ \textit{Ordering Information} \ section.$ 

②: IMAX Maximum Output Current.



#### LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

(V<sub>INL</sub> = 3.6V, C<sub>OUT4</sub> = C<sub>OUT5</sub> = 1.5μF, C<sub>OUT6</sub> = C<sub>OUT7</sub> = 3.3μF, LOWIQ[] = [0], T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Operating Voltage Range		2.5		5.5	V	
Output Voltage Accuracy	V <sub>OUT</sub> ≥ 1.2V, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 10mA	-1%	$V_{NOM}^{\mathbb{O}}$	2%	.,	
	V <sub>OUT</sub> < 1.2V, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 10mA	-2%	$V_{NOM}^{\scriptscriptstyle{\textcircled{\tiny{1}}}}$	4%	V	
Line Regulation	$V_{INL} = Max(V_{OUT} + 0.5V, 3.6V)$ to 5.5V LOWIQ[] = [0]		0.05		\/\/	
	$V_{INL} = Max(V_{OUT} + 0.5V, 3.6V)$ to 5.5V LOWIQ[] = [1]		0.5		mV/V	
Load Regulation	I <sub>OUT</sub> = 1mA to IMAX <sup>©</sup>		0.08		V/A	
Davier Comply Dejection Detic	f = 1kHz, I <sub>OUT</sub> = 20mA, V <sub>OUT</sub> =1.2V		75		٩D	
Power Supply Rejection Ratio	f = 10kHz, I <sub>OUT</sub> = 20mA, V <sub>OUT</sub> =1.2V		65		dB	
	Regulator Enabled, LOWIQ[] = [0]		37	60		
Supply Current per Output	Regulator Enabled, LOWIQ[] = [1]		31	52	μΑ	
	Regulator Disabled		0	1		
Soft-Start Period	V <sub>OUT</sub> = 2.9V		140		μs	
Power Good Threshold	V <sub>OUT</sub> Rising		89		%	
Power Good Hysteresis	V <sub>OUT</sub> Falling		3		%	
Output Noise	$I_{OUT}$ = 20mA, f = 10Hz to 100kHz, $V_{OUT}$ = 1.2V		50		$\mu V_{RMS}$	
Discharge Resistance	LDO Disabled, DIS[] = 1		1.5		kΩ	
REG4		•				
Dropout Voltage®	I <sub>OUT</sub> = 80mA, V <sub>OUT</sub> > 3.1V		90	180	mV	
Maximum Output Current		150			mA	
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	200			mA	
Stable C <sub>OUT4</sub> Range		1.5		20	μF	
REG5		•				
Dropout Voltage	$I_{OUT} = 80 \text{mA}, V_{OUT} > 3.1 \text{V}$		140	280	mV	
Maximum Output Current		150			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	200			mA	
Stable C <sub>OUT5</sub> Range		1.5		20	μF	
REG6						
Dropout Voltage	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		90	180	mV	
Maximum Output Current		320			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT6</sub> Range		3.3		20	μF	
REG7	•	•				
Dropout Voltage	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		140	280	mV	
Maximum Output Current		320			mA	
Current Limit	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Stable C <sub>OUT7</sub> Range		3.3		20	μF	

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher).

LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.



# ActivePath<sup>™</sup> CHARGER ELECTRICAL CHARACTERISTICS

 $(V_{CHGIN} = 5.0V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ActivePath						
CHGIN Operating Voltage Range		4.35		6.0	V	
CHGIN UVLO Threshold	CHGIN Voltage Rising	3.1	3.5	3.9	V	
CHGIN UVLO Hysteresis	CHGIN Voltage Falling		0.5		V	
CHGIN OVP Threshold	CHGIN Voltage Rising	6.0	6.6	7.2	V	
CHGIN OVP Hysteresis	CHGIN Voltage Falling		0.4		V	
	V <sub>CHGIN</sub> < V <sub>UVLO</sub>		35	70	μA	
CHGIN Supply Current	V <sub>CHGIN</sub> < V <sub>BAT</sub> + 50mV, V <sub>CHGIN</sub> > V <sub>UVLO</sub>		100	200	μA	
On One Supply Sufferit	$V_{CHGIN} > V_{BAT} + 150mV, V_{CHGIN} > V_{UVLO}$ Charger disabled, $I_{VSYS} = 0mA$		1.3	2.0	mA	
CHGIN to VSYS On-Resistance	I <sub>VSYS</sub> = 100mA		0.3		Ω	
	ACIN = VSYS	1.5	2		Α	
CHGIN to VSYS Current Limit	ACIN = GA, CHGLEV = GA	80	90	100	m- A	
	ACIN = GA, CHGLEV = VSYS	400	450	500	mA	
VSYS REGULATION	•					
VSYS Regulated Voltage	I <sub>VSYS</sub> = 10mA	4.45	4.6	4.8	V	
nSTAT OUTPUT						
nSTAT Sink current	V <sub>nSTAT</sub> = 2V		8	12	mA	
nSTAT Leakage Current	$V_{\text{nSTAT}} = 4.2V$			1	μA	
ACIN AND CHGLEV INPUTS						
CHGLEV Logic High Input Voltage		1.4			V	
CHGLEV Logic Low Input Voltage				0.4	V	
CHGLEV Leakage Current	V <sub>CHGLEV</sub> = 4.2V			1	μA	
ACIN Voltage Thresholds	ACIN voltage rising	1.03	1.2	1.31	V	
ACIN Hysteresis voltage threshold	ACIN voltage falling		200		mV	
ACIN Leakage Current	V <sub>ACIN</sub> = 4.2V			1	μΑ	
TH INPUT					•	
TH Pull-Up Current	V <sub>CHGIN</sub> > V <sub>BAT</sub> + 100mV, Hysteresis = 50mV		102	110	μA	
$V_{TH}$ Upper Temperature Voltage Threshold ( $V_{THH}$ )	Hot Detect NTC Thermistor		2.51	2.58	V	
V <sub>TH</sub> Lower Temperature Voltage Threshold (V <sub>THL</sub> )	Cold Detect NTC Thermistor	Detect NTC Thermistor 0.47 0.50 0.8		0.53	V	
V <sub>TH</sub> Hysteresis	Upper and Lower Thresholds	30		mV		



# ActivePath<sup>™</sup> CHARGER ELECTRICAL CHARACTERISTICS CONT'D


( $V_{CHGIN}$  = 5.0V,  $T_A$  = 25°C, unless otherwise specified.)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CHARGER							
BAT Reverse Leakage Current	$V_{CHGIN} = 0V$ , $V_{BAT} = 4.2V$ , $I_{VSYS} = 0mA$			8		μA	
BAT to VSYS On-Resistance				70		mΩ	
ISET Pin Voltage	Fast Charge			1.2		V	
ISET FIII VOItage	Precondition			0.13		V	
Charge Termination Voltage	T <sub>A</sub> = -20°C to 70°C		4.179	4.2	4.221	V	
$V_{TERM}$	$T_A = -40^{\circ}C \text{ to } 8$	35°C	4.170	4.2	4.230	v	
		ACIN = VSYS, CHGLEV = VSYS	-10%	$I_{CHG}^{}{}^{\scriptscriptstyle{\oplus}}$	+10%	mA	
Charge Current	$V_{BAT} = 3.8V$	ACIN = VSYS, CHGLEV = GA	-10%	I <sub>CHG</sub> /5	+10%		
Charge Current	$R_{ISET} = 6.8K$	ACIN = GA, CHGLEV = VSYS	400	450	500		
		ACIN = GA, CHGLEV = GA	80	90	100		
	V <sub>BAT</sub> = 2.7V R <sub>ISET</sub> = 6.8K	ACIN = VSYS, CHGLEV = VSYS		10% I <sub>CHG</sub>			
Drocondition Charge Current		ACIN = VSYS, CHGLEV = GA		10% I <sub>CHG</sub>		mA	
Precondition Charge Current		ACIN = GA, CHGLEV = VSYS		45			
		ACIN = GA, CHGLEV = GA		45			
Precondition Threshold Voltage	V <sub>BAT</sub> Voltage R	Rising	2.75 2.85 3.0			V	
Precondition Threshold Hysteresis	V <sub>BAT</sub> Voltage Falling			150		mV	
	V <sub>BAT</sub> = 4.15V	ACIN = VSYS, CHGLEV = VSYS		10% I <sub>CHG</sub>			
END-OF-CHARGE Current Threshold		ACIN = VSYS, CHGLEV = GA		10% I <sub>CHG</sub>			
		ACIN = GA, CHGLEV = VSYS		45		mA	
		ACIN = GA, CHGLEV = GA		45			
Charge Restart Threshold	V <sub>TERM</sub> - V <sub>BAT</sub> , V <sub>BAT</sub> Falling		190	205	220	mV	
Precondition Safety Timer	PRETIMO[] = 10			80		min	
Total Safety Timer	TOTTIMO[] = 10			5		hr	
Thermal Regulation Threshold				100		°C	


①:  $R_{ISET}(k\Omega)$  = 2336 × (1V/ $I_{CHG}(mA)$ ) - 0.205





 $(V_{VSYS} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 
















 $(V_{VSYS} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

