

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









GS1582 Multi-Rate Serializer with Cable Driver, Audio Multiplexer and ClockCleanerTM

Key Features

- HD-SDI, SD-SDI, DVB-ASI transmitter with audio embedding
- Integrated SMPTE 292M and 259M-C compliant cable driver
- Integrated ClockCleaner[™]
- User selectable video processing features, including:
 - Generic ancillary data insertion
 - Support for HVF or EIA/CEA-861 timing input
 - Automatic standard detection and indication
 - Enhanced SMPTE 352M payload identifier generation and insertion
 - TRS, CRC, ANC data checksum, and line number calculation and insertion
 - EDH packet generation and insertion
 - Illegal code remapping
 - SMPTE 292M and SMPTE 259M-C compliant scrambling and NRZ → NRZI encoding
 - Blanking of input HANC and VANC space
- User selectable audio processing features, including:
 - SMPTE 299M and SMPTE 272M-A/C compliant audio embedding
 - Support for up to 8 channels
 - Support for audio group replacement
- JTAG test interface
- 1.8V core and 3.3V charge pump power supply
- 1.8V and 3.3V digital I/O support
- Low power standby mode
- Operating temperature range: -20°C to +85°C
- Pb-free, RoHS compliant, 11mm x 11mm 100-ball BGA package

Applications

• SMPTE 292M and SMPTE 259M-C Serial Digital Interfaces

• DVB-ASI Serial Digital Interfaces

Description

The GS1582 is the next generation multi-standard serializer with an integrated cable driver. The device provides robust parallel to serial conversion, generating a SMPTE 292M/259M-C compliant serial digital output signal. The integrated cable driver features an output disable (high impedance) mode and an adjustable signal swing. Data input is accepted in 20-bit parallel format or 10-bit parallel format. An associated parallel clock input must be provided at the appropriate operating frequency; 74.25/74.1758/13.5MHz (20-bit mode) or 148.5/148.352/27MHz (10-bit mode).

The GS1582 features an internal PLL which, if desired, can be configured for a loop bandwidth below 100kHz. When used in conjunction with the GO1555 Voltage Controlled Oscillator, the GS1582 can tolerate well in excess of 300ps jitter on the input PCLK and still provide output jitter within SMPTE specifications.

In addition to serializing the input, the GS1582 performs NRZ-to-NRZI encoding and scrambling as per SMPTE 292M/259M-C when operating in SMPTE mode. When operating in DVB-ASI mode, the device will insert K28.5 sync characters and 8b/10b encode the data prior to serialization. The device also provides a range of other data processing functions. All processing features are optional and may be enabled/disabled via external control pin(s) and/or host interface programming.


The GS1582 can embed up to 8 channels of audio into the video data stream in accordance with SMPTE 299M and SMPTE 272M. The audio input signal formats supported by the device include AES/EBU and I²S serial digital formats with a 16, 20 or 24 bit sample size and a 48 kHz sample rate. Additional audio processing features include individual channel enable, channel swap, group swap, ECC generation and audio channel status insertion.

Typical power consumption, including the GO1555 VCO, is 500mW. The standby feature allows the power to be reduced to 125mW. Power may be reduced to less than

10mW by also removing the power to the cable driver and eliminating transitions at the parallel data and clock inputs.

The GS1582 is Pb-free and RoHS compliant.

Functional Block Diagram



GS1582 Functional Block Diagram



Revision History

Version	ECR	PCN	Date	Changes and/or Modifications	
4	157323	-	November 2011	Corrected a typo under Default column for Address 422h in Table 4-44.	
3	151526	52183	March 2009	Changed Parallel Input Data Hold Time from 2ns to 0.8ns in Table 2-3: AC Electri Characteristics.	
2	150785	51685	October 2008	Changed Figure 4-30: GSPI Write Mode Timing.	
1	146167	-	November	Converted to a Data Sheet.	
			2007	Updates to: Note 4 in Table 2-2 on page 20, Audio Modes of Operation on page 38, Arbitrary, SMPTE 352M & EDH Packet Detect on page 40, Table 4-3 on page 39, 4.8 Ancillary Data Insertion, Separate Line Mode on page 64, Concatenated Mode on page 65, Command Word Description on page 79, 4.13 GSPI Host Interface, Table 4-33, 4.9.3 Video Standard Indication, 2.3 DC Electrical Characteristics, 4.9.4.4 Ancillary Data Checksum Generation and Insertion, Table 2-3: AC Electrical Characteristics, 4.7.14 Interrupt Control,4.9.4.1 SMPTE 352M Payload Identifier Packet Insertion, 4.7.9.1 SD Formats and 4.7.9.2 HD Formats.	
0	145472	-	June 2007	Converted to Preliminary Data Sheet. Changes were made in the following areas; Table 1-1: Pin Descriptions, 2.1 Absolute Maximum Ratings, 2.2 Recommended Operating Conditions, 2.3 DC Electrical Characteristics, 2.4 AC Electrical Characteristics, 4.3 SMPTE Mode, 4.3.1 HVF Timing, 4.6 Standby Mode, 4.7.20 Audio Word Clock, 4.8 Ancillary Data Insertion, 4.8.3 VANC Insertion, 4.9.4.1 SMPTE 352M Payload Identifier Packet Insertion, 4.9.4.3 EDH Generation and Insertion, 4.11.2 Loop Filter, 4.11.3 Lock Detect Output, 4.13.1 Command Word Description, Table 4-44: SD Audio Configuration and Status Registers, Table 4-45: HD Audio Configuration and Status Registers, 4.15 Device Reset, 5.1 Typical Application Circuit (Part A), 7.1 Package Dimensions, 7.2 Packaging Data, 7.2 Packaging Data, 7.5 Ordering Information,	
В	144894	-	April 2007	Changed pin F4 to RSV and added drive strength values for pin H4, H7, and J9 in Pin Assignment and Pin Descriptions. Modified input voltage range parameter in Absolute Maximum Ratings. Updated serial output intrinsic jitter value in AC Electrical Characteristics. Added digital input/output circuits in Section 3. Added note to 4.7.20 Audio Word Clock.	
Α	141222	-	March 2007	New Document.	



Contents

1. Pin Out	9
1.1 Pin Assignment	9
1.2 Pin Descriptions	10
2. Electrical Characteristics	19
2.1 Absolute Maximum Ratings	19
2.2 Recommended Operating Conditions	19
2.3 DC Electrical Characteristics	20
2.4 AC Electrical Characteristics	21
3. Input/Output Circuits	23
4. Detailed Description	26
4.1 Functional Overview	26
4.2 Parallel Data Inputs	26
4.2.1 Parallel Input in SMPTE Mode	27
4.2.2 Parallel Input in DVB-ASI Mode	27
4.2.3 Parallel Input in Data-Through Mode	27
4.2.4 Parallel Input Clock (PCLK)	28
4.3 SMPTE Mode	29
4.3.1 HVF Timing	29
4.3.2 CEA 861 Timing	31
4.4 DVB-ASI mode	35
4.4.1 Control Signal Inputs	35
4.5 Data-Through Mode	36
4.6 Standby Mode	36
4.7 Audio Multiplexer	37
4.7.1 Audio Core Configurations	37
4.7.2 Audio Detection	38
4.7.3 Audio Modes of Operation	38
4.7.4 Audio Packet Delete	40
4.7.5 Arbitrary, SMPTE 352M & EDH Packet Detect	40
4.7.6 Audio Packet Multiplexing	41
4.7.7 Audio Insertion After Video Switching Point	42
4.7.8 Audio Data Packets	42
4.7.9 Audio Control Packets	46
4.7.10 Setting Packet DID	48
4.7.11 Audio Group Replacement	49
4.7.12 Channel and Group Activation	51
4.7.13 ECC Error Detection & Correction (HD Mode Only)	51
4.7.14 Interrupt Control	51
4.7.15 Audio Clocks	51
4.7.16 5-frame Sequence Detection	52
4.7.17 Audio Input Format	53
4.7.18 Audio Channel Status Input	56



4.7.19 Audio Crosspoint	58
4.7.20 Audio Word Clock	59
4.7.21 GS1582 SD Audio FIFO Block	59
4.7.22 Audio Sample Distributions	60
4.7.23 Audio Mute	63
4.8 Ancillary Data Insertion	63
4.8.1 Ancillary Data Insertion Operating Mode	64
4.8.2 HANC Insertion	65
4.8.3 VANC Insertion	66
4.9 Additional Processing Functions	66
4.9.1 ANC Data Blanking	66
4.9.2 Automatic Video Standard Detection	66
4.9.3 Video Standard Indication	67
4.9.4 Packet Generation and Insertion	69
4.10 Parallel to Serial Conversion	74
4.11 Internal ClockCleaner TM PLL	75
4.11.1 External VCO	75
4.11.2 Loop Filter	75
4.11.3 Lock Detect Output	76
4.12 Serial Digital Output	77
4.12.1 Output Swing	77
4.13 GSPI Host Interface	77
4.13.1 Command Word Description	79
4.13.2 Data Read and Write Timing	79
4.13.3 Configuration and Status Registers	81
4.14 JTAG Test Operation	106
4.15 Device Reset	108
5. Application Reference Design	109
5.1 Typical Application Circuit (Part A)	109
5.2 Typical Application Circuit (Part B)	110
6. References & Relevant Standards	111
7. Package & Ordering Information	112
7.1 Package Dimensions	112
7.2 Packaging Data	113
7.3 Marking Diagram	113
7.4 Solder Reflow Profile	114
7.5 Ordering Information	114



List of Figures

Figure 3-1: Differential Output Stage (SDO/SDO)	23
Figure 3-2: Charge Pump Current Setting Resistor (CP_RES)	23
Figure 3-3: PLL Loop Filter	24
Figure 3-4: VCO Input	24
Figure 3-5: Digital Input Pin with Weak Pull Up(>33kW)	25
Figure 3-6: 5V Tolerant Input Pin (All Other Input Pins)	25
Figure 3-7: Digital Output Pin with High Impedance Mode	25
Figure 4-1: PCLK to Data Timing	27
Figure 4-2: H_Blanking, V_Blanking, F_Digital Timing	30
Figure 4-3: HSYNC:VSYNC:DE Input Timing 1280 x 720p @ 59.94/60	
Figure 4-4: HSYNC:VSYNC:DE Input Timing 1920 x 1080i @ 59.94/60	32
Figure 4-5: HSYNC:VSYNC:DE Input Timing 720 (1440) x 480i @ 59.94/60	33
Figure 4-6: HSYNC:VSYNC:DE Input Timing 1280 x 720p @ 50	34
Figure 4-7: HSYNC:VSYNC:DE Input Timing 1920 x 1080i @ 50	34
Figure 4-8: HSYNC:VSYNC:DE Input Timing 720 (1440) x 576 @ 50	35
Figure 4-9: DVB-ASI FIFO Implementation using the GS1582	36
Figure 4-10: Audio Multiplexer Top Level	38
Figure 4-11: Ancillary Data Packet Placement Example	40
Figure 4-12: SD Audio Data Packet Structure	42
Figure 4-13: SD Extended Audio Data Packet Structure	43
Figure 4-14: HD Audio Data Packet Structure	44
Figure 4-15: SD Audio Control Packet Structure	46
Figure 4-16: HD Audio Control Packet Structure	47
Figure 4-17: Audio Group Replacement Example (HD Formats)	50
Figure 4-18: ACLK to Data & Control Signal Input Timing	52
Figure 4-19: AES/EBU Sub-frame Formatting	55
Figure 4-20: AES/EBU Audio Input Format	55
Figure 4-21: Serial Audio Input: Left Justified; MSB First	56
Figure 4-22: Serial Audio Input: Left Justified; LSB First	56
Figure 4-23: Serial Audio Input: Right Justified; MSB First	56
Figure 4-24: Serial Audio Input: Right Justified; LSB First	56
Figure 4-25: I ² S Audio Input	56
Figure 4-26: Gennum Serial Peripheral Interface (GSPI)	78
Figure 4-27: Command Word	79
Figure 4-28: Data Word	79
Figure 4-29: GSPI Read Mode Timing	80
Figure 4-30: GSPI Write Mode Timing	80
Figure 4-31: In-Circuit JTAG	107
Figure 4-32: System JTAG	107
Figure 4-33: Reset Pulse	
Figure 7-1: Pb-free Solder Reflow Profile	114



List of Tables

Pin Descriptions	9
Recommended Operating Conditions	18
DC Electrical Characteristics	19
AC Electrical Characteristics	20
Parallel Data Input Format	27
Standby Power Consumption	36
Audio Multiplexer Modes of Operation	38
Non-audio Ancillary Data Packet DIDs	40
Audio Data Packet Word Descriptions	42
Extended Audio Data Packet Word Descriptions	43
Audio Data Packet Word Descriptions	44
Audio Control Packet Word Descriptions	45
Audio Control Packet Word Descriptions	46
Audio Group DID Host Interface Settings	48
Audio Data and Control Packet DID Setting Register	48
GS1582 Serial Audio Data Inputs	
Frame Rates with AFN = 0	52
Frame Rates with varying samples per frame	
Audio Input Formats	
Audio Channel Status Block Default Settings	56
Audio Channel Status Information Register Settings	56
Audio Channel Mapping Codes	
Source Input Address Registers	
Audio Clock Selection Host Interface Settings	
Audio Buffer Pointer Offset Settings	
5-frame Sequence Sample Distribution	
Group 1 Audio Sample Distribution	
Group 2 Audio Sample Distribution	
Group 3 Audio Sample Distribution	
Group 4 Audio Sample Distribution	
Group 1 Audio Sample Distribution	
Group 2 Audio Sample Distribution	
Group 3 Audio Sample Distribution	
Group 4 Audio Sample Distribution	
Synchronous Audio Sample Distributions	
Host Interface Description for Video Standard Register	
Host Interface Description for Raster Structure Registers	
Supported Video Standards	
Host Interface Description for Internal Processing Disable Register	
Host Interface Description for SMPTE 352M Packet Line Number Insertion Registers	
Host Interface Description for SMPTE 352M Payload Identifier Registers	
Host Interface Description for EDH Flag Register (SD Mode Only)	
Serial Digital Output Rates	
Loop Filter Component Values	
GSPI Timing Parameters	
GS1582 Internal Registers	
Video Configuration and Status Registers	81



SD Audio Configuration and Status Registers	88
HD Audio Configuration and Status Registers	98
Packaging Data 1	13



1. Pin Out

1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
Α	DIN17	DIN18	F/DE	H/HSYNC	CORE _VDD	PD_VDD	LF	VCO_ VCC	VCO	CP_VDD
В	DIN15	DIN16	DIN19	PCLK	CORE _GND	PD_VDD	CP_RES	VCO_ GND	VCO_ GND	CP_GND
С	DIN13	DIN14	DIN12	V/VSYNC	CORE _GND	PD_GND	PD_GND	PD_GND	CD_GND	SDO
D	DIN11	DIN10	STANDBY	SDO_EN/ DIS	CORE _GND	NC	NC	NC	CD_GND	SDO
Ε	CORE _VDD	CORE _GND	SD/HD	NC	CORE _GND	CORE _GND	CORE _GND	NC	CD_GND	CD_VDD
F	DIN9	DIN8	DETECT _TRS	RSV	CORE _GND	CORE _GND	CORE _GND	NC	CD_GND	RSET
G	IO_VDD	IO_GND	TIM 861	20bit/ 10bit	DVB_ASI	SMPTE_ BYPASS	IOPROC _EN/DIS	RESET	CORE _GND	CORE _VDD
Н	DIN7	DIN6	ANC_ BLANK	LOCKED	GRP2_ EN/DIS	GRP1_ EN/DIS	AUDIO _INT	JTAG/ HOST	IO_GND	IO_VDD
J	DIN5	DIN4	DIN1	Ain_5/6	WCLK_2	Ain_1/2	WCLK_1	CORE _GND	SDOUT _TDO	SCLK _TCLK
K	DIN3	DIN2	DIN0	Ain_7/8	ACLK_2	Ain_3/4	ACLK_1	CORE _VDD	CS_ TMS	SDIN _TDI



1.2 Pin Descriptions

Table 1-1: Pin Descriptions

Pin Number	Name	Timing	Туре	Description	
A1, A2, B1, B2, B3, C1, C2, C3, D1, D2	DIN[19:10]	Synchronous with PCLK	Input	PARALLEL DATA BUS Signal levels are LVCMOS DIN19 is the MSB and DII	•
				HD 20-bit mode SD/HD = LOW 20bit/10bit = HIGH	Luma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW
					Data input in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW
				HD 10-bit mode SD/HD = LOW 20bit/10bit = LOW	Multiplexed Luma and Chroma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW
					Data input in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW
				SD 20-bit mode SD/HD = HIGH 20bit/10bit = HIGH	Luma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW
					Data input in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW
					DVB-ASI data input in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH
				SD 10-bit mode SD/HD = HIGH 20bit/10bit = LOW	Multiplexed Luma and Chroma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW
					Data input in data through mode SMPTE_BYPASS = LOW DVB_ASI = LOW
					DVB-ASI data input in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
A3	F/DE	Synchronous with PCLK	Input	PARALLEL DATA TIMING Signal levels are LVCMOS/LVTTL compatible.
				TIM_861 = LOW:
				Used to indicate the ODD / EVEN field of the video signal when DETECT_TRS is set LOW. The device will set the F bit in all outgoing TRS signals for the entire period that the F input signal is HIGH (IOPROC_EN/DIS must also be HIGH).
				The F signal should be set HIGH for the entire period of field 2 and should be set LOW for all lines in field 1 and for all lines in progressive scan systems.
				The F signal is ignored when DETECT_TRS = HIGH.
				TIM_861 = HIGH:
				The DE signal is used to indicate the active video period. DE is HIGH for active data and LOW for blanking. See Section 4.3.1 and Section 4.3.2 for timing details.
				The DE signal is ignored when DETECT_TRS = HIGH.
A4	H/HSYNC	Synchronous with PCLK	Input	PARALLEL DATA TIMING Signal levels are LVCMOS/LVTTL compatible.
				TIM_861 = LOW:
				The H signal is used to indicate the portion of the video line containing active video data, when DETECT_TRS is set low.
				Active Line Blanking The H signal should be set HIGH for the entire horizontal blanking period, including the EAV and SAV TRS words, and LOW otherwise. This is the default setting.
				TRS Based Blanking (H_CONFIG = 1 _h)
				The H signal should be set HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words, and LOW otherwise.
				The H signal is ignored when DETECT_TRS = HIGH.
				TIM_861 = HIGH:
				The HSYNC signal indicates horizontal timing. See Section 4.3.1 for timing details.
				The HSYNC signal is ignored when DETECT_TRS = HIGH.
A5, E1, G10, K8	CORE_VDD	Non Synchronous	Input Power	Power supply connection for the digital core logic. Connect to +1.8V DC digital.
A6, B6	PD_VDD	Analog	Input Power	Power supply connection for the phase detector. Connect to +1.8V DC analog.
A7	LF	Analog	Input	PLL loop filter connection.
A8	VCO_VCC	Analog	Output Power	Power supply for the external voltage controlled oscillator. 2.5V DC supplied by the device to the external VCO.
A9	VCO	Analog	Input	Input from external VCO.
A10	CP_VDD	Analog	Input Power	Power supply connection for the charge pump and on chip VCO regulator. Connect to +3.3V DC analog.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
В4	PCLK	-	PARALLEL DATA BUS CLOCK Signal levels are LVCMOS/LVTTL compatible.	
				HD 20-bit mode PCLK = 74.25MHz or 74.25/1.001MH:
				HD 10-bit mode PCLK = 148.5MHz or 148.5/1.001MH:
				SD 20-bit mode PCLK = 13.5MHz
				SD 10-bit mode PCLK = 27MHz
B5, C5, D5, E2, E5, E6, E7, F5, F6, F7, G9, J8	CORE_GND	Non Synchronous	Input Power	Ground connection for the digital core logic. Connect to digital GND.
C6, C7, C8	PD_GND	Analog	Input Power	Ground connection for the phase detector. Connect to analog GN
В7	CP_RES	_	Input	Charge pump current setting resistor.
B8, B9	VCO_GND	Analog	Output Power	Ground pins for the VCO.
B10	CP_GND	Analog	Input Power	Ground pin for the charge pump and PLL.
C4	V/VSYNC	Synchronous with PCLK	Input	PARALLEL DATA TIMING Signal levels are LVCMOS/LVTTL compatible.
				TIM_861 = LOW:
				The V signal is used to indicate the portion of the video field/fram that is used for vertical blanking, when DETECT_TRS is set LOW.
				The V signal should be set HIGH for the entire vertical blanking period and should be set LOW for all lines outside of the vertical blanking interval.
				The V signal is ignored when DETECT_TRS = HIGH.
				TIM_861 = HIGH:
				The VSYNC signal indicates vertical timing. See Section 4.3.1 for timing details.
				The VSYNC signal is ignored when DETECT_TRS = HIGH.
C9, D9, E9, F9	CD_GND	Analog	Input Power	Ground connection for the serial digital cable driver. Connect to analog GND.
C10, D10	SDO, SDO	Analog	Output	Serial digital output signal operating at 1.485Gb/s, 1.485/1.001Gb/ or 270Mb/s.
				The slew rate of these outputs is automatically controlled to meet SMPTE 292M and 259M requirements according to the setting of the SD/ $\overline{\text{HD}}$ pin.
				Serial digital output signal from the internal cable driver. NOTE: The SDO/SDO output signals will be set to high impedance when RESET = LOW.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description		
D3	STANDBY	Non Synchronous	Input	CONTROL SIGNAL INPU Signal levels are LVCMC		
				Power down input. When set HIGH, the dev	vice will be in standby mode.	
D4	SDO_EN/ DIS	Non Synchronous	Input	CONTROL SIGNAL INPU Signal levels are LVCMC		
				Used to enable or disab	ole the serial digital output stage.	
				When set LOW, the seri disabled and become h	al digital output signals SDO and SDO are igh impedance.	
				When set HIGH, the ser enabled.	ial digital output signals SDO and SDO are	
				The SDO and SDO outp RESET pin is LOW.	uts will also be high impedance when the	
D6, D7, D8, E4, E8, F8	NC	-	-	No connect. Not connect	cted internally.	
E3	SD/HD	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.		
				When set LOW, the dev 1.485Gb/s - 1.485/1.001	rice will be configured to transmit signals of Gb/s rates only.	
				When set HIGH, the device will be configured to transmit signa a 270Mb/s rate only.		
E10	CD_VDD	Analog	Input Power	,		
F1, F2, H1, H2, J1, J2, J3, K1, K2,	DIN[9:0]	Synchronous with PCLK	Input	PARALLEL DATA BUS Signal levels are LVCMC DIN9 is the MSB and DI	•	
К3				HD 20-bit mode SD/HD = LOW 20bit/10bit = HIGH	Chroma data input in SMPTE mode SMPTE_BYPASS =HIGH DVB ASI = LOW	
				20010 10011 = 111011	Data input in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW	
				HD 10-bit mode SD/HD = LOW 20bit/10bit = LOW	High impedance in all modes.	
				SD 20-bit mode SD/HD = HIGH 20bit/10bit = HIGH	Chroma data input in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW	
					Data input in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW	
					Forced low in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH	
				SD 10-bit mode SD/HD = HIGH 20bit/10bit = LOW	High impedance in all modes.	



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
F3	DETECT_TRS	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
				Used to select external HVF timing mode or TRS Extraction timing mode.
				When DETECT_TRS = LOW, the device will use timing from the externally supplied H:V:F or CEA-861 timing signals, dependent on the state of the TIM_861 pin.
				When DETECT_TRS = HIGH, the device will extract timing from TRS signals embedded in the supplied video stream.
F4	RSV	-	-	Reserved. Do not connect.
F10	RSET	Analog	Input	An external 1% resistor connected to this input is used to set the SDO/SDO output amplitude.
G1, H10	IO_VDD	Non Synchronous	Input Power	Power supply connection for digital I/O buffers. Connect to +3.3V or +1.8V DC digital.
G2, H9	IO_GND	Non Synchronous	Input Power	Ground connection for digital I/O buffers. Connect to digital GND.
G3	TIM_861	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
		-		Used to select external CEA-861 timing mode.
				When DETECT_TRS = LOW and TIM_861 = LOW, the device will use externally supplied H:V:F timing signals.
				When DETECT_TRS = LOW and TIM_861 = HIGH, the device will use externally supplied HSYNC, VSYNC, DE timing signals.
				When DETECT_TRS = HIGH, the device will extract timing from TRS signals embedded in the supplied video stream.
G4	20bit/10bit	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
				Used to select the input data bus width.
G5	DVB_ASI	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
				When set HIGH, the device is configured for the transmission of DVB-ASI data in SD mode (SD/ $\overline{\text{HD}}$ = HIGH).
				When set LOW, the device will not support the encoding of DVB-ASI data.
				NOTE: When operating in DVB-ASI mode the SD/ $\overline{\text{HD}}$ pin must be set HIGH and $\overline{\text{SMPTE_BYPASS}}$ must be set LOW.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
G6	SMPTE_BYPASS	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
				Used to enable/disable all forms of encoding/decoding, scrambling and EDH insertion.
				When set LOW, the device will operate in data through mode (DVB_ASI = LOW), or in DVB-ASI mode (DVB_ASI = HIGH).
				No SMPTE scrambling will take place and none of the I/O processir features of the device will be available when SMPTE_BYPASS is se LOW.
				When set HIGH, the device will perform SMPTE scrambling and I/C processing.
G7	IOPROC_EN/DIS	Non	Input	CONTROL SIGNAL INPUT
		Synchronous		Signal levels are LVCMOS/LVTTL compatible.
				Used to enable or disable I/O processing features.
				When set HIGH, the following I/O processing features of the device are enabled:
				Audio Embedding
				 EDH Packet Generation and Insertion (SD-only)
				 SMPTE 352M Packet Generation and Insertion
				 ANC Data Checksum Calculation
				ANC Data Insertion
				 Line-based CRC Generation and Insertion (HD-only)
				 Line Number Generation and Insertion (HD-only)
				TRS Generation and Insertion
				Illegal Code Remapping
				To enable a subset of these features, set IOPROC_EN/DIS = HIGH ar disable the individual feature(s) in the IOPROC_DISABLE register accessible via the host interface.
				When set LOW, the I/O processing features of the device are disabled, and can not be enabled by changing the settings in the IOPROC_DISABLE register.
G8	RESET	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
		,		Used to reset the internal operating conditions to default settings and to reset the JTAG test sequence.
				Normal Mode (JTAG/HOST = LOW) When set LOW, all functional blocks will be set to default conditio and all input and output signals become high impedance including the serial digital outputs SDO and SDO.
				When set HIGH, normal operation of the device resumes 10usec after the low to high transition of the RESET signal.
				JTAG Test Mode (JTAG/HOST = HIGH) When set LOW, all functional blocks will be set to default and the JTAG test sequence will be held in reset.
				When set HIGH, normal operation of the JTAG test sequence resumes.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
Н3	ANC_BLANK	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
				Used to enable or disable ANC data blanking.
				When set LOW, the HANC and VANC data is mapped to the appropriate blanking levels.
H4	LOCKED	Synchronous with PCLK	Output	STATUS SIGNAL OUTPUT Signal levels are LVCMOS / LVTTL compatible.
				This signal is set HIGH by the device when the internal PLL has achieved lock to the supplied PCLK signal.
				This pin is set LOW by the device under all other conditions.
				IO_VDD = 3.3V Drive Strength = 8mA
				IO_VDD = 1.8V Drive Strength = 4mA
H5	GRP2_EN/DIS	Non Synchronous	Input	Enable Input for Audio Group 2.
H6	GRP1_EN/DIS	Non Synchronous	Input	Enable Input for Audio Group 1.
H7	AUDIO_INT	Non	Output	STATUS SIGNAL OUTPUT
		Synchronous		Signal levels are LVCMOS/LVTTL compatible.
				Summary Interrupt from Audio Processing.
				This signal is set HIGH by the device to indicate a problem with the audio processing which requires the Host processor to interrogate the interrupt status registers.
				IO_VDD = 3.3V Drive Strength = 8mA
				IO_VDD = 1.8V Drive Strength = 4mA
Н8	JTAG/ HOST	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
		-		Used to select JTAG Test Mode or Host Interface Mode.
				When set HIGH, CS_TMS, SDOUT_TDO, SDI_TDI and SCLK_TCK are configured for JTAG boundary scan testing.
				When set LOW, CS_TMS, SDOUT_TDO, SDI_TDI and SCLK_TCK are configured as Gennum Serial Peripheral Interface (GSPI) pins for normal host interface operation.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
J4	AIN_5/6	Synchronous with ACLK_2	Input	Serial Audio Input; Channels 5 and 6.
J5	WCLK_2	Clock	Input	48kHz word clock for Audio Group 2.
J6	AIN_1/2	Synchronous with ACLK_1	Input	Serial Audio Input; Channels 1 and 2.
J7	WCLK_1	Clock	Input	48kHz word clock for Audio Group 1.
19	SDOUT_TDO	Synchronous with SCLK_TCK	Output	COMMUNICATION SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible. Serial Data Output / Test Data Output
				Host Mode (JTAG/HOST = LOW) This pin operates as the host interface serial output, used to read status and configuration information from the internal registers of the device.
				JTAG Test Mode (JTAG/HOST = HIGH) This pin is used to shift test results and operates as the JTAG test data output, TDO.
				NOTE: If the host interface is not being used leave this pin unconnected.
				IO_VDD = 3.3V Drive Strength = 12mA
				IO_VDD = 1.8V Drive Strength = 4mA
J10	SCLK_TCK	Non Synchronous	Input	COMMUNICATION SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. Serial Data Clock / Test Clock.
				Host Mode (JTAG/HOST = LOW) SCLK_TCK operates as the host interface burst clock, SCLK. Command and data read/write words are clocked into the device synchronously with this clock.
				JTAG Test Mode (JTAG/ $\overline{\text{HOST}}$ = HIGH) This pin is the TEST MODE START pin, used to control the operation of the JTAG test clock, TCK.
				NOTE: If the host interface is not being used, tie this pin HIGH.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
К4	AIN_7/8	Synchronous with ACLK_2	Input	Serial Audio Input; Channels 7 and 8.
K5	ACLK_2	Clock	Input	3.072MHz audio clock for Audio Group 2 (channels 5-8).
К6	AIN_3/4	Synchronous with ACLK_1	Input	Serial Audio Input; Channels 3 and 4.
K7	ACLK_1	Clock	Input	3.072MHz audio clock for Audio Group 1(channels 1-4).
К9	CS_TMS	Synchronous with	Input	COMMUNICATION SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
		SCLK_TCK		Chip Select / Test Mode Start.
				Host Mode (JTAG/ $\overline{\text{HOST}}$ = LOW) $\overline{\text{CS}}_{-}$ TMS operates as the host interface chip select, $\overline{\text{CS}}_{-}$, and is active LOW.
				JTAG Test Mode (JTAG/HOST = HIGH) CS_TMS operates as the JTAG test mode start, TMS, used to control the operation of the JTAG test, and is active HIGH.
				NOTE: If the host interface is not being used, tie this pin HIGH.
K10	SDIN_TDI	Synchronous with	Input	COMMUNICATION SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.
		SCLK_TCK		Serial Data In / Test Data Input
				Host Mode (JTAG/HOST = LOW) This pin operates as the host interface serial input, SDIN, used to write address and configuration information to the internal registers of the device.
				JTAG Test Mode (JTAG/HOST = HIGH) This pin is used to shift and operates as the JTAG test data input, TDI.
				NOTE: If the host interface is not being used, tie this pin HIGH.



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Value/Units
Supply Voltage, Core (CORE_VDD)	-0.3V to +2.1V
Supply Voltage, Analog 1.8V (PD_VDD)	-0.3V to +2.1V
Supply Voltage, I/O (IO_VDD)	-0.3V to +3.6V
Supply Voltage, Analog 3.3V (CP_VDD, CD_VDD)	-0.3V to +3.6V
Input Voltage Range (ACLK, WCLK, AIN, PCLK, DIN)	-0.5V to IO_VDD+0.25V
Input Voltage Range (VCO, CP_RES, LF, RSET)	-0.5V to +3.6V
Input Voltage Range (All other pins)	-0.5V to +5.25V
Ambient Operating Temperature	-40°C ≤ T _A ≤ 95°C
Storage Temperature	-40°C ≤ T _{STG} ≤ 125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	4000V
ESD Sensitivity, MM (JESD22-A115)	200V

NOTES:

2.2 Recommended Operating Conditions

Table 2-1: Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Operating Temperature Range, Ambient	T _A	_	-20	25	85	°C	
Supply Voltage, Digital Core	CORE_VDD	-	1.71	1.8	1.89	V	
Supply Voltage, Phase Detector	PD_VDD	-	1.71	1.8	1.89	V	
Supply Voltage, Charge Pump	CP_VDD	_	3.13	3.3	3.47	V	_
Supply Voltage, Cable Driver	CD_VDD	_	3.13	3.3	3.47	V	_
Supply Voltage, Digital I/O	IO_VDD	1.8V mode	1.71	1.8	1.89	V	
Supply Voltage, Digital I/O	IO_VDD	3.3V mode	3.13	3.3	3.47	V	



Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristics sections is not implied.

2.3 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
External VCO Power Supply Voltage (VCO_VDD)			2.375	2.5	2.625	V	1
+1.8V Supply Current	I _{1V8}	10/20bit HD, Audio Enabled	-	138	165	mA	2,4
		10/20bit HD, Audio Disabled	-	109	130	mA	2,4
		10/20bit SD, Audio Enabled	-	112	130	mA	2,4
		10/20bit SD, Audio Disabled	-	104	120	mA	2,4
		DVB_ASI	-	100	120	mA	2,4
+3.3V Supply Current	I _{3V3}	10/20bit HD, Audio Enabled	-	74	86	mA	3,4
		10/20bit HD, Audio Disabled	-	74	86	mA	3,4
		10/20bit SD, Audio Enabled	-	74	86	mA	3,4
		10/20bit SD, Audio Disabled	-	74	86	mA	3,4
		DVB_ASI	-	74	86	mA	3,4
Total Device Power	P _D	10/20bit HD, Audio Enabled	-	491	600	mW	4
		10/20bit HD, Audio Disabled	-	440	540	mW	4
		10/20bit SD, Audio Enabled	-	445	545	mW	4
		10/20bit SD, Audio Disabled	-	430	530	mW	4
		DVB_ASI	-	424	510	mW	4
		Reset	-	310	-	mW	_
		Standby	10	125	-	mW	5
Digital I/O							
Input Logic LOW	V _{IL}	3.3V or 1.8V operation	-	_	0.3 x IO_VDD	V	_
Input Logic HIGH	V _{IH}	3.3V or 1.8V operation	0.7 x IO_VDD	-	-	V	_
Output Logic LOW	V _{OL}	1.8V mode	-	-	0.3	V	-
		3.3V mode	-	-	0.4	V	-
Output Logic HIGH	V _{OH}	1.8V mode	1.4	-	-	V	-
		3.3V mode	2.4	_	=	V	_



Table 2-2: DC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Output							
Output Common Mode Voltage	V _{CMOUT}	75 Ω load, RSET=750 Ω SD and HD mode	-	CD_VDD - ΔV _{SDD}	-	V	_

NOTES

- 1. VCO_VDD guaranteed only when GO1555 is connected.
- 2. Sum of all 1.8V supplies.
- 3. Sum of all 3.3V supplies.
- 4. $IO_VDD = 3.3V$. When $IO_VDD = 1.8V$, the current/power consumption is lower by up to 5mA/10mW.
- 5. See Standby Section for details.

2.4 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
Device Latency	_	10-bit SD	_	_	550	PCLK	_
		20-bit HD	-	_	1065	PCLK	-
		DVB-ASI	-	_	15	PCLK	-
	-	10-bit SD or 20-bit HD; All Audio Disabled	_	-	27	PCLK	-
Reset Pulse Width	t _{reset}	-	10	-	-	ms	1
Parallel Input							
Parallel Clock Frequency	f _{PCLK}	_	13.5	_	148.5	MHz	_
Parallel Clock Duty Cycle	DC _{PCLK}	-	40	_	60	%	_
Input Data Setup Time	t _{su}	50% levels; 3.3V or	2	_	-	ns	4
Input Data Hold Time	t _{ih}	- 1.8V operation	0.8	-	-	ns	4
Serial Audio Data Input							
Input Data Set-up Time	t _{su}	50% levels;	74	_	-	ns	-
Input Data Hold Time	t _{ih}	- 3.3V or 1.8V operation	74	_	-	ns	-
Serial Digital Output							
Serial Output Data Rate	DR _{SDO}	-	_	1.485	_	Gb/s	_
		_	-	1.485/1.001	-	Gb/s	-
		_	-	270	-	Mb/s	-
Serial Output Swing	V_{SDD}	RSET = 750Ω 75Ω load	750	800	850	mVp-p	_
Serial Output Rise/Fall Time	trf _{SDO}	HD mode	_	120	270	ps	_
Serial Audio Data Input Input Data Set-up Time Input Data Hold Time Serial Digital Output Serial Output Data Rate Serial Output Swing	trf _{SDO}	SD mode	400	660	800	ps	_



Table 2-3: AC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Mismatch in rise/fall time	$\Delta t_p \Delta t_f$		_	-	35	ps	_
Duty Cycle Distortion	_	_	_	1	5	%	5
Overshoot	-	SD/HD=0	-	5	10	%	5
		SD/ HD =1	-	3	8	%	5
Output Return Loss	ORL	5 MHz - 1.485 GHz	-	18	-	dB	6
Serial Output Intrinsic Jitter	t _{OJ}	Pseudorandom and SMPTE Colour Bars HD signal	-	35	80	ps	2
	t _{OJ}	Pseudorandom and SMPTE Colour Bars SD signal	-	100	200	ps	3
GSPI							
GSPI Input Clock Frequency	f _{SCLK}	50% levels	-	-	10	MHz	-
GSPI Input Clock Duty Cycle	DC _{SCLK}	- 3.3V or 1.8V operation	40	50	60	%	-
GSPI Input Data Setup Time	_	_	1.5	_	_	ns	_
GSPI Input Data Hold Time	-	_	1.5	-	_	ns	-
GSPI Output Data Hold Time	-	15pF load	1.5	-	-	ns	-
CS low before SCLK rising edge	-	50% levels 3.3V or 1.8V operation	1.5	-	-	ns	-
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - write cycle	-	50% levels 3.3V or 1.8V operation	37.1	-	-	ns	-
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - read cycle	-	50% levels 3.3V or 1.8V operation	148.4	-	-	ns	-
CS high after SCLK falling edge	-	50% levels 3.3V or 1.8V operation	37.1	-	_	ns	-

NOTES:

- 1. See 'Device Reset' on page 108, Figure 4-33.
- 2. Alignment Jitter = measured from 100kHz to 148.5MHz
- 3. Alignment Jitter = measured from 1kHz to 27MHz
- 4. Input setup and hold time is dependent on the rise and fall time on the parallel input. Parallel clock and data with rise time or fall time greater than 500ps require larger setup and hold times.
- 5. Single Ended into 75Ω external load.
- 6. ORL depends on board design. The GS1582 achieves this specification on Gennum's evaluation boards.



3. Input/Output Circuits

All resistors in ohms, all capacitors in farads, unless otherwise shown.




Figure 3-1: Differential Output Stage (SDO/SDO)




Figure 3-2: Charge Pump Current Setting Resistor (CP_RES)






Figure 3-3: PLL Loop Filter




Figure 3-4: VCO Input






Figure 3-5: Digital Input Pin with Weak Pull Up(>33k Ω) (ACLK[2:1], WCLK[2:1], AIN[4:1], PCLK, DIN[19:0])




Figure 3-6: 5V Tolerant Input Pin (All Other Input Pins)




Figure 3-7: Digital Output Pin with High Impedance Mode (LOCKED, AUDIO_INT, SDOUT_TDO)

