



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# Automotive LPDDR2 SDRAM

## EDB1332BD, EDB1316BD, EDB2432B4

### Features

- Ultra low-voltage core and I/O power supplies
  - $V_{DD2} = 1.14\text{--}1.30V$
  - $V_{DDCA}/V_{DDQ} = 1.14\text{--}1.30V$
  - $V_{DD1} = 1.70\text{--}1.95V$
- Clock frequency range
  - 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Per-bank refresh for concurrent operation
- On-chip temperature sensor to control self refresh rate (SR not supported  $>105^{\circ}\text{C}$ )
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability
- RoHS-compliant, “green” packaging


**Table 1: Key Timing Parameters**

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	RL	WL	$t_{RCD}/t_{RP}$
-1D	533	1066	8	4	Typical

**Table 2: S4 Configuration Addressing**

Architecture	64 Meg x 16	32 Meg x 32	64 Meg x 32
Die configuration	8 Meg x 16 x 8 banks	4 Meg x 32 x 8 banks	2 x 8 Meg x 16 x 8 banks
Row addressing	8K (A[12:0])	8K (A[12:0])	8K (A[12:0])
Column addressing	1K (A[9:0])	512 (A[8:0])	1K (A[9:0])
Number of die	1	1	2
Die per rank	1	1	2
Ranks per channel <sup>1</sup>	1	1	1

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.

**Figure 1: LPDDR2 Part Numbering**


## FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at [www.micron.com/decoder](http://www.micron.com/decoder).

**Table 3: Package Codes and Descriptions**

Package Code	Ball Count	# Ranks	# Channels	Size (mm)	Die per Package	Solder Ball Composition
BH	134	1	1	10 x 11.5 x 1.0, 0.65 pitch	SDP	SAC302
MA	134	1	1	10 x 11.5 x 1.0, 0.65 pitch	DDP	SAC302

Notes:

1. SDP = single-die package; DDP = Dual-die package
2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

## Contents

General Description .....	9
General Notes .....	9
I <sub>DD</sub> Specifications .....	10
Package Block Diagrams .....	17
Package Dimensions .....	18
Ball Assignments .....	19
Ball Descriptions .....	21
Functional Description .....	22
Power-Up .....	23
Initialization After RESET (Without Voltage Ramp) .....	25
Power-Off .....	25
Uncontrolled Power-Off .....	26
Mode Register Definition .....	26
Mode Register Assignments and Definitions .....	26
ACTIVATE Command .....	37
8-Bank Device Operation .....	37
Read and Write Access Modes .....	38
Burst READ Command .....	38
READs Interrupted by a READ .....	45
Burst WRITE Command .....	45
WRITEs Interrupted by a WRITE .....	48
BURST TERMINATE Command .....	48
Write Data Mask .....	50
PRECHARGE Command .....	51
READ Burst Followed by PRECHARGE .....	52
WRITE Burst Followed by PRECHARGE .....	53
Auto Precharge .....	54
READ Burst with Auto Precharge .....	54
WRITE Burst with Auto Precharge .....	55
REFRESH Command .....	57
REFRESH Requirements .....	63
SELF REFRESH Operation .....	65
Partial-Array Self Refresh – Bank Masking .....	66
Partial-Array Self Refresh – Segment Masking .....	67
MODE REGISTER READ .....	68
Temperature Sensor .....	70
DQ Calibration .....	72
MODE REGISTER WRITE Command .....	74
MRW RESET Command .....	74
MRW ZQ Calibration Commands .....	75
ZQ External Resistor Value, Tolerance, and Capacitive Loading .....	77
Power-Down .....	77
Deep Power-Down .....	84
Input Clock Frequency Changes and Stop Events .....	85
Input Clock Frequency Changes and Clock Stop with CKE LOW .....	85
Input Clock Frequency Changes and Clock Stop with CKE HIGH .....	86
NO OPERATION Command .....	86
Simplified Bus Interface State Diagram .....	86
Truth Tables .....	88
Electrical Specifications .....	96

Absolute Maximum Ratings .....	96
Input/Output Capacitance .....	96
Electrical Specifications – I <sub>DD</sub> Specifications and Conditions .....	97
AC and DC Operating Conditions .....	100
AC and DC Logic Input Measurement Levels for Single-Ended Signals .....	102
V <sub>REF</sub> Tolerances .....	103
Input Signal .....	104
AC and DC Logic Input Measurement Levels for Differential Signals .....	106
Single-Ended Requirements for Differential Signals .....	107
Differential Input Crosspoint Voltage .....	109
Input Slew Rate .....	110
Output Characteristics and Operating Conditions .....	110
Single-Ended Output Slew Rate .....	111
Differential Output Slew Rate .....	112
HSUL_12 Driver Output Timing Reference Load .....	114
Output Driver Impedance .....	114
Output Driver Impedance Characteristics with ZQ Calibration .....	115
Output Driver Temperature and Voltage Sensitivity .....	116
Output Impedance Characteristics Without ZQ Calibration .....	116
Clock Specification .....	119
<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs) .....	120
Clock Period Jitter .....	120
Clock Period Jitter Effects on Core Timing Parameters .....	120
Cycle Time Derating for Core Timing Parameters .....	121
Clock Cycle Derating for Core Timing Parameters .....	121
Clock Jitter Effects on Command/Address Timing Parameters .....	121
Clock Jitter Effects on READ Timing Parameters .....	121
Clock Jitter Effects on WRITE Timing Parameters .....	122
Refresh Requirements .....	123
AC Timing .....	124
CA and CS# Setup, Hold, and Derating .....	130
Data Setup, Hold, and Slew Rate Derating .....	137
Revision History .....	144
Rev. G – 01/17 .....	144
Rev. F – 07/16 .....	144
Rev. E – 05/16 .....	144
Rev. D – 02/16 .....	144
Rev. C – 01/16 .....	144
Rev. B – 11/15 .....	144
Rev. A – 06/15 .....	144

## List of Figures

Figure 1: LPDDR2 Part Numbering .....	2
Figure 2: V <sub>DD1</sub> Typical Self-Refresh Current vs. Temperature (Per Die) .....	15
Figure 3: V <sub>DD2</sub> Typical Self-Refresh Current vs. Temperature (Per Die) .....	16
Figure 4: Single Die Single Rank, Single Channel Package Block Diagram .....	17
Figure 5: Dual Die Single Rank, Single Channel Package Block Diagram .....	17
Figure 6: 134-Ball VFBGA – 10mm x 11.5mm (Package Code: BH, MA) .....	18
Figure 7: 134-Ball FBGA (64 Meg x16) .....	19
Figure 8: 134-Ball FBGA (32 Meg x 32, 64 Meg x 32) .....	20
Figure 9: Functional Block Diagram .....	22
Figure 10: Voltage Ramp and Initialization Sequence .....	25
Figure 11: ACTIVATE Command .....	37
Figure 12: $t_{FAW}$ Timing (8-Bank Devices) .....	38
Figure 13: READ Output Timing – $t_{DQSCK}$ (MAX) .....	39
Figure 14: READ Output Timing – $t_{DQSCK}$ (MIN) .....	39
Figure 15: Burst READ – RL = 5, BL = 4, $t_{DQSCK} > t_{CK}$ .....	40
Figure 16: Burst READ – RL = 3, BL = 8, $t_{DQSCK} < t_{CK}$ .....	40
Figure 17: $t_{DQSCKDL}$ Timing .....	41
Figure 18: $t_{DQSCKDM}$ Timing .....	42
Figure 19: $t_{DQSCKDS}$ Timing .....	43
Figure 20: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4 .....	44
Figure 21: Seamless Burst READ – RL = 3, BL = 4, $t_{CCD} = 2$ .....	44
Figure 22: READ Burst Interrupt Example – RL = 3, BL = 8, $t_{CCD} = 2$ .....	45
Figure 23: Data Input (WRITE) Timing .....	46
Figure 24: Burst WRITE – WL = 1, BL = 4 .....	46
Figure 25: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4 .....	47
Figure 26: Seamless Burst WRITE – WL = 1, BL = 4, $t_{CCD} = 2$ .....	47
Figure 27: WRITE Burst Interrupt Timing – WL = 1, BL = 8, $t_{CCD} = 2$ .....	48
Figure 28: Burst WRITE Truncated by BST – WL = 1, BL = 16 .....	49
Figure 29: Burst READ Truncated by BST – RL = 3, BL = 16 .....	50
Figure 30: Data Mask Timing .....	50
Figure 31: Write Data Mask – Second Data Bit Masked .....	51
Figure 32: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU( $t_{RTP(MIN)}$ ) / $t_{CK}$ = 2 .....	52
Figure 33: READ Burst Followed by PRECHARGE – RL = 3, BL = 4, RU( $t_{RTP(MIN)}$ ) / $t_{CK}$ = 3 .....	53
Figure 34: WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4 .....	54
Figure 35: READ Burst with Auto Precharge – RL = 3, BL = 4, RU( $t_{RTP(MIN)}$ ) / $t_{CK}$ = 2 .....	55
Figure 36: WRITE Burst with Auto Precharge – WL = 1, BL = 4 .....	56
Figure 37: Regular Distributed Refresh Pattern .....	60
Figure 38: Supported Transition from Repetitive REFRESH Burst .....	61
Figure 39: Non-supported Transition from Repetitive REFRESH Burst .....	62
Figure 40: Recommended Self Refresh Entry and Exit .....	63
Figure 41: $t_{SRF}$ Definition .....	64
Figure 42: All-Bank REFRESH Operation .....	64
Figure 43: Per-Bank REFRESH Operation .....	65
Figure 44: SELF REFRESH Operation .....	66
Figure 45: MRR Timing – RL = 3, $t_{MRR} = 2$ .....	68
Figure 46: READ to MRR Timing – RL = 3, $t_{MRR} = 2$ .....	69
Figure 47: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4 .....	70
Figure 48: Temperature Sensor Timing .....	72
Figure 49: MR32 and MR40 DQ Calibration Timing – RL = 3, $t_{MRR} = 2$ .....	73
Figure 50: MODE REGISTER WRITE Timing – RL = 3, $t_{MRW} = 5$ .....	74

Figure 51: ZQ Timings .....	76
Figure 52: Power-Down Entry and Exit Timing .....	78
Figure 53: CKE Intensive Environment .....	78
Figure 54: REFRESH-to-REFRESH Timing in CKE Intensive Environments .....	78
Figure 55: READ to Power-Down Entry .....	79
Figure 56: READ with Auto Precharge to Power-Down Entry .....	80
Figure 57: WRITE to Power-Down Entry .....	81
Figure 58: WRITE with Auto Precharge to Power-Down Entry .....	82
Figure 59: REFRESH Command to Power-Down Entry .....	83
Figure 60: ACTIVATE Command to Power-Down Entry .....	83
Figure 61: PRECHARGE Command to Power-Down Entry .....	83
Figure 62: MRR Command to Power-Down Entry .....	84
Figure 63: MRW Command to Power-Down Entry .....	84
Figure 64: Deep Power-Down Entry and Exit Timing .....	85
Figure 65: Simplified Bus Interface State Diagram .....	87
Figure 66: $V_{REF}$ DC Tolerance and $V_{REF}$ AC Noise Limits .....	103
Figure 67: LPDDR2-466 to LPDDR2-1066 Input Signal .....	104
Figure 68: LPDDR2-200 to LPDDR2-400 Input Signal .....	105
Figure 69: Differential AC Swing Time and $t_{DVAC}$ .....	106
Figure 70: Single-Ended Requirements for Differential Signals .....	108
Figure 71: $V_{IX}$ Definition .....	109
Figure 72: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS# .....	110
Figure 73: Single-Ended Output Slew Rate Definition .....	111
Figure 74: Differential Output Slew Rate Definition .....	112
Figure 75: Overshoot and Undershoot Definition .....	113
Figure 76: HSUL_12 Driver Output Reference Load for Timing and Slew Rate .....	114
Figure 77: Output Driver .....	115
Figure 78: Output Impedance = 240 Ohms, I-V Curves After ZQRESET .....	118
Figure 79: Output Impedance = 240 Ohms, I-V Curves After Calibration .....	118
Figure 80: Command Input Setup and Hold Timing .....	130
Figure 81: Typical Slew Rate and $t_{VAC} - t_{IS}$ for CA and CS# Relative to Clock .....	133
Figure 82: Typical Slew Rate – $t_{IH}$ for CA and CS# Relative to Clock .....	134
Figure 83: Tangent Line – $t_{IS}$ for CA and CS# Relative to Clock .....	135
Figure 84: Tangent Line – $t_{IH}$ for CA and CS# Relative to Clock .....	136
Figure 85: Typical Slew Rate and $t_{VAC} - t_{DS}$ for DQ Relative to Strobe .....	140
Figure 86: Typical Slew Rate – $t_{DH}$ for DQ Relative to Strobe .....	141
Figure 87: Tangent Line – $t_{DS}$ for DQ with Respect to Strobe .....	142
Figure 88: Tangent Line – $t_{DH}$ for DQ with Respect to Strobe .....	143

## List of Tables

Table 1: Key Timing Parameters .....	1
Table 2: S4 Configuration Addressing .....	1
Table 3: Package Codes and Descriptions .....	2
Table 4: $I_{DD}$ Specifications (32 Meg x 32) .....	10
Table 5: $I_{DD}$ Specifications (64 Meg x 16) .....	11
Table 6: $I_{DD6}$ Partial-Array Self Refresh Current (32 Meg x 32, 64 Meg x 16) .....	13
Table 7: $I_{DD}$ Specifications (64 Meg x 32) .....	13
Table 8: $I_{DD6}$ Partial-Array Self Refresh Current (64 Meg x 32) .....	15
Table 9: Ball/Pad Descriptions .....	21
Table 10: Initialization Timing Parameters .....	25
Table 11: Power-Off Timing .....	26
Table 12: Mode Register Assignments .....	27
Table 13: MR0 Device Information (MA[7:0] = 00h) .....	28
Table 14: MR0 Op-Code Bit Definitions .....	28
Table 15: MR1 Device Feature 1 (MA[7:0] = 01h) .....	28
Table 16: MR1 Op-Code Bit Definitions .....	28
Table 17: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC) .....	29
Table 18: No-Wrap Restrictions .....	30
Table 19: MR2 Device Feature 2 (MA[7:0] = 02h) .....	30
Table 20: MR2 Op-Code Bit Definitions .....	31
Table 21: MR3 I/O Configuration 1 (MA[7:0] = 03h) .....	31
Table 22: MR3 Op-Code Bit Definitions .....	31
Table 23: MR4 Device Temperature (MA[7:0] = 04h) .....	31
Table 24: MR4 Op-Code Bit Definitions .....	32
Table 25: MR5 Basic Configuration 1 (MA[7:0] = 05h) .....	32
Table 26: MR5 Op-Code Bit Definitions .....	32
Table 27: MR6 Basic Configuration 2 (MA[7:0] = 06h) .....	33
Table 28: MR6 Op-Code Bit Definitions .....	33
Table 29: MR7 Basic Configuration 3 (MA[7:0] = 07h) .....	33
Table 30: MR7 Op-Code Bit Definitions .....	33
Table 31: MR8 Basic Configuration 4 (MA[7:0] = 08h) .....	33
Table 32: MR8 Op-Code Bit Definitions .....	33
Table 33: MR9 Test Mode (MA[7:0] = 09h) .....	34
Table 34: MR10 Calibration (MA[7:0] = 0Ah) .....	34
Table 35: MR10 Op-Code Bit Definitions .....	34
Table 36: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh) .....	35
Table 37: MR16 PASR Bank Mask (MA[7:0] = 010h) .....	35
Table 38: MR16 Op-Code Bit Definitions .....	35
Table 39: MR17 PASR Segment Mask (MA[7:0] = 011h) .....	35
Table 40: MR17 PASR Segment Mask Definitions .....	35
Table 41: MR17 PASR Row Address Ranges in Masked Segments .....	35
Table 42: Reserved Mode Registers .....	36
Table 43: MR63 RESET (MA[7:0] = 3Fh) – MRW Only .....	36
Table 44: Bank Selection for PRECHARGE by Address Bits .....	52
Table 45: PRECHARGE and Auto Precharge Clarification .....	56
Table 46: REFRESH Command Scheduling Separation Requirements .....	58
Table 47: Bank and Segment Masking Example .....	67
Table 48: Temperature Sensor Definitions and Operating Conditions .....	71
Table 49: Data Calibration Pattern Description .....	73
Table 50: Truth Table for MRR and MRW .....	74

Table 51: Command Truth Table .....	88
Table 52: CKE Truth Table .....	89
Table 53: Current State Bank $n$ to Command to Bank $n$ Truth Table .....	90
Table 54: Current State Bank $n$ to Command to Bank $m$ Truth Table .....	92
Table 55: DM Truth Table .....	95
Table 56: Absolute Maximum DC Ratings .....	96
Table 57: Input/Output Capacitance .....	96
Table 58: Switching for CA Input Signals .....	97
Table 59: Switching for $I_{DD4R}$ .....	98
Table 60: Switching for $I_{DD4W}$ .....	98
Table 61: $I_{DD}$ Specification Parameters and Operating Conditions .....	98
Table 62: Recommended DC Operating Conditions .....	100
Table 63: Input Leakage Current .....	101
Table 64: Operating Temperature Range .....	101
Table 65: Single-Ended AC and DC Input Levels for CA and CS# Inputs .....	102
Table 66: Single-Ended AC and DC Input Levels for CKE .....	102
Table 67: Single-Ended AC and DC Input Levels for DQ and DM .....	102
Table 68: Differential AC and DC Input Levels .....	106
Table 69: CK/CK# and DQS/DQS# Time Requirements Before Ringback ( $t_{DVAC}$ ) .....	107
Table 70: Single-Ended Levels for CK, CK#, DQS, DQS# .....	108
Table 71: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#) .....	109
Table 72: Differential Input Slew Rate Definition .....	110
Table 73: Single-Ended AC and DC Output Levels .....	110
Table 74: Differential AC and DC Output Levels .....	111
Table 75: Single-Ended Output Slew Rate Definition .....	111
Table 76: Single-Ended Output Slew Rate .....	111
Table 77: Differential Output Slew Rate Definition .....	112
Table 78: Differential Output Slew Rate .....	112
Table 79: AC Overshoot/Undershoot Specification .....	113
Table 80: Output Driver DC Electrical Characteristics with ZQ Calibration .....	115
Table 81: Output Driver Sensitivity Definition .....	116
Table 82: Output Driver Temperature and Voltage Sensitivity .....	116
Table 83: Output Driver DC Electrical Characteristics Without ZQ Calibration .....	116
Table 84: I-V Curves .....	117
Table 85: Definitions and Calculations .....	119
Table 86: $t_{CK}(\text{abs})$ , $t_{CH}(\text{abs})$ , and $t_{CL}(\text{abs})$ Definitions .....	120
Table 87: Refresh Requirement Parameters (Per Density) .....	123
Table 88: AC Timing .....	124
Table 89: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) .....	131
Table 90: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate) .....	131
Table 91: Derating Values for AC/DC-Based $t_{IS}/t_{IH}$ (AC220) .....	132
Table 92: Derating Values for AC/DC-Based $t_{IS}/t_{IH}$ (AC300) .....	132
Table 93: Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ and $< V_{IL(AC)}$ .....	132
Table 94: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) .....	137
Table 95: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate) .....	138
Table 96: Derating Values for AC/DC-Based $t_{DS}/t_{DH}$ (AC220) .....	138
Table 97: Derating Values for AC/DC-Based $t_{DS}/t_{DH}$ (AC300) .....	139
Table 98: Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ or $< V_{IL(AC)}$ .....	139

## General Description

The Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 134,217,728-bit banks is organized as 8192 rows by 1024 columns by 16 bits. Each of the x32's 134,217,728-bit banks is organized as 8192 rows by 512 columns by 32 bits.

## General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

V<sub>REF</sub> indicates V<sub>REFCA</sub> and V<sub>REFDQ</sub>.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

## I<sub>DD</sub> Specifications

**Table 4: I<sub>DD</sub> Specifications (32 Meg x 32)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I <sub>DD01</sub>	V <sub>DD1</sub>	6	mA
I <sub>DD02</sub>	V <sub>DD2</sub>	30	
I <sub>DD0,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD2P1</sub>	V <sub>DD1</sub>	600	μA
I <sub>DD2P2</sub>	V <sub>DD2</sub>	1600	
I <sub>DD2P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	100	
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	600	μA
I <sub>DD2PS2</sub>	V <sub>DD2</sub>	1600	
I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	100	
I <sub>DD2N1</sub>	V <sub>DD1</sub>	0.6	mA
I <sub>DD2N2</sub>	V <sub>DD2</sub>	20	
I <sub>DD2N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	0.6	mA
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	12	
I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.4	mA
I <sub>DD3P2</sub>	V <sub>DD2</sub>	5	
I <sub>DD3P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.1	
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1.4	mA
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	5	
I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.1	
I <sub>DD3N1</sub>	V <sub>DD1</sub>	1.5	mA
I <sub>DD3N2</sub>	V <sub>DD2</sub>	22	
I <sub>DD3N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	1.5	mA
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	14	
I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD4R1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD4R2</sub>	V <sub>DD2</sub>	180	
I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	2	
I <sub>DD4W1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD4W2</sub>	V <sub>DD2</sub>	200	
I <sub>DD4W,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	

**Table 4: I<sub>DD</sub> Specifications (32 Meg x 32) (Continued)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I <sub>DD51</sub>	V <sub>DD1</sub>	20	mA
I <sub>DD52</sub>	V <sub>DD2</sub>	70	
I <sub>DD5,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	23	
I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	23	
I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD61</sub>	V <sub>DD1</sub>	—	Table 6
I <sub>DD62</sub>	V <sub>DD2</sub>	—	
I <sub>DD6,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	—	
I <sub>DD81</sub>	V <sub>DD1</sub>	50	μA
I <sub>DD82</sub>	V <sub>DD2</sub>	50	
I <sub>DD8,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	20	

**Table 5: I<sub>DD</sub> Specifications (64 Meg x 16)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I <sub>DD01</sub>	V <sub>DD1</sub>	6	mA
I <sub>DD02</sub>	V <sub>DD2</sub>	30	
I <sub>DD0,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD2P1</sub>	V <sub>DD1</sub>	600	μA
I <sub>DD2P2</sub>	V <sub>DD2</sub>	1600	
I <sub>DD2P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	100	
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	600	μA
I <sub>DD2PS2</sub>	V <sub>DD2</sub>	1600	
I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	100	
I <sub>DD2N1</sub>	V <sub>DD1</sub>	0.6	mA
I <sub>DD2N2</sub>	V <sub>DD2</sub>	20	
I <sub>DD2N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	0.6	mA
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	12	
I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	

**Table 5: I<sub>DD</sub> Specifications (64 Meg x 16) (Continued)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.4	mA
I <sub>DD3P2</sub>	V <sub>DD2</sub>	5	
I <sub>DD3P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.1	
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1.4	mA
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	5	
I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.1	
I <sub>DD3N1</sub>	V <sub>DD1</sub>	1.5	mA
I <sub>DD3N2</sub>	V <sub>DD2</sub>	22	
I <sub>DD3N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	1.5	mA
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	14	
I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD4R1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD4R2</sub>	V <sub>DD2</sub>	140	
I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	2	
I <sub>DD4W1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD4W2</sub>	V <sub>DD2</sub>	155	
I <sub>DD4W,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD51</sub>	V <sub>DD1</sub>	20	mA
I <sub>DD52</sub>	V <sub>DD2</sub>	70	
I <sub>DD5,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	23	
I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	23	
I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	1	
I <sub>DD61</sub>	V <sub>DD1</sub>	—	Table 6
I <sub>DD62</sub>	V <sub>DD2</sub>	—	
I <sub>DD6,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	—	
I <sub>DD81</sub>	V <sub>DD1</sub>	50	μA
I <sub>DD82</sub>	V <sub>DD2</sub>	50	
I <sub>DD8,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	20	

**Table 6: I<sub>DD6</sub> Partial-Array Self Refresh Current (32 Meg x 32, 64 Meg x 16)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

PASR	Supply	I <sub>DD6</sub> Partial-Array Self Refresh Current			Unit
		-40°C to +85°C	+85°C to +105°C	+105°C to +125°C	
Full array	V <sub>DD1</sub>	230	2100	—	μA
	V <sub>DD2</sub>	700	4400	—	
	V <sub>DDi</sub>	20	20	—	
1/2 array	V <sub>DD1</sub>	200	2000	—	
	V <sub>DD2</sub>	500	2900	—	
	V <sub>DDi</sub>	20	20	—	
1/4 array	V <sub>DD1</sub>	190	1800	—	
	V <sub>DD2</sub>	400	2000	—	
	V <sub>DDi</sub>	20	20	—	
1/8 array	V <sub>DD1</sub>	185	1700	—	
	V <sub>DD2</sub>	360	1800	—	
	V <sub>DDi</sub>	20	20	—	

Notes:

1. LPDDR2-S4 SDRAM devices support both bank-masking and segment-masking. I<sub>DD6</sub> PASR currents are measured using bank-masking only.
2. When T<sub>C</sub>>105°C: Self refresh mode is not available.

**Table 7: I<sub>DD</sub> Specifications (64 Meg x 32)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade		Unit
		-1D	-2D	
I <sub>DD01</sub>	V <sub>DD1</sub>	12	—	mA
I <sub>DD02</sub>	V <sub>DD2</sub>	60	—	
I <sub>DD0,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	—	
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1200	—	μA
I <sub>DD2P2</sub>	V <sub>DD2</sub>	3200	—	
I <sub>DD2P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	200	—	
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	1200	—	μA
I <sub>DD2PS2</sub>	V <sub>DD2</sub>	3200	—	
I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	200	—	
I <sub>DD2N1</sub>	V <sub>DD1</sub>	1.2	—	mA
I <sub>DD2N2</sub>	V <sub>DD2</sub>	40	—	
I <sub>DD2N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	—	
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.2	—	mA
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	24	—	
I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	—	

**Table 7: I<sub>DD</sub> Specifications (64 Meg x 32) (Continued)**

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I <sub>DD3P1</sub>	V <sub>DD1</sub>	2.8	mA
I <sub>DD3P2</sub>	V <sub>DD2</sub>	10	
I <sub>DD3P,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.2	
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	2.8	mA
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	10	
I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.2	
I <sub>DD3N1</sub>	V <sub>DD1</sub>	3	mA
I <sub>DD3N2</sub>	V <sub>DD2</sub>	44	
I <sub>DD3N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	3	mA
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	28	
I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD4R1</sub>	V <sub>DD1</sub>	4	mA
I <sub>DD4R2</sub>	V <sub>DD2</sub>	280	
I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	4	
I <sub>DD4W1</sub>	V <sub>DD1</sub>	4	mA
I <sub>DD4W2</sub>	V <sub>DD2</sub>	310	
I <sub>DD4W,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD51</sub>	V <sub>DD1</sub>	40	mA
I <sub>DD52</sub>	V <sub>DD2</sub>	140	
I <sub>DD5,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	4	mA
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	46	
I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	4	mA
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	46	
I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	2	
I <sub>DD61</sub>	V <sub>DD1</sub>	—	Table 8
I <sub>DD62</sub>	V <sub>DD2</sub>	—	
I <sub>DD6,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	—	
I <sub>DD81</sub>	V <sub>DD1</sub>	100	μA
I <sub>DD82</sub>	V <sub>DD2</sub>	100	
I <sub>DD8,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	40	


**Table 8: I<sub>DD6</sub> Partial-Array Self Refresh Current (64 Meg x 32)**


V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14–1.30V; V<sub>DD1</sub> = 1.70–1.95V

PASR	Supply	I <sub>DD6</sub> Partial-Array Self Refresh Current			Unit
		-40°C to +85°C	+85°C to +105°C	+105°C to +125°C	
Full array	V <sub>DD1</sub>	460	4200	–	μA
	V <sub>DD2</sub>	1400	8800	–	
	V <sub>DDi</sub>	40	40	–	
1/2 array	V <sub>DD1</sub>	400	4000	–	μA
	V <sub>DD2</sub>	1000	5800	–	
	V <sub>DDi</sub>	40	40	–	
1/4 array	V <sub>DD1</sub>	380	3600	–	μA
	V <sub>DD2</sub>	800	4000	–	
	V <sub>DDi</sub>	40	40	–	
1/8 array	V <sub>DD1</sub>	370	3400	–	μA
	V <sub>DD2</sub>	720	3600	–	
	V <sub>DDi</sub>	40	40	–	

Notes:


1. LPDDR2-S4 SDRAM devices support both bank-masking and segment-masking. I<sub>DD6</sub> PASR currents are measured using bank-masking only.
2. When T<sub>C</sub> > 105°C: Self refresh mode is not available.

**Figure 2: V<sub>DD1</sub> Typical Self-Refresh Current vs. Temperature (Per Die)**



**Figure 3:  $V_{DD2}$  Typical Self-Refresh Current vs. Temperature (Per Die)**

## Package Block Diagrams

**Figure 4: Single Die Single Rank, Single Channel Package Block Diagram**




**Figure 5: Dual Die Single Rank, Single Channel Package Block Diagram**




## Package Dimensions

**Figure 6: 134-Ball VFBGA – 10mm x 11.5mm (Package Code: BH, MA)**




## Ball Assignments

**Figure 7: 134-Ball FBGA (64 Meg x16)**



Note: 1. V<sub>DDCA</sub> is unnecessary. F1, H1, N2 pins should be left unconnected.

**Figure 8: 134-Ball FBGA (32 Meg x 32, 64 Meg x 32)**


Notes:

1. V<sub>DDCA</sub> is unnecessary. F1, H1, N2 pins should be left unconnected.
2. C3 pin is RFU for 32 Meg x 32, and is ZQ1 for 64 Meg x 32.

## Ball Descriptions

The ball/pad description table below is a comprehensive list of signals for the device family. All signals listed may not be supported on this device. See Ball Assignments for information specific to this device.

**Table 9: Ball/Pad Descriptions**

Symbol	Type	Description
CA[9:0]	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE[1:0]	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS[1:0]#	Input	<b>Chip select:</b> CS# is considered part of the command code and is sampled at the rising edge of CK.
DM[3:0]	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ[31:0]	I/O	<b>Data input/output:</b> Bidirectional data bus.
DQS[3:0], DQS[3:0]#	I/O	<b>Data strobe:</b> The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, respectively.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> Isolated on the die for improved noise immunity.
V <sub>SQ</sub>	Supply	<b>DQ ground:</b> Isolated on the die for improved noise immunity.
V <sub>DDCA</sub>	Supply	<b>Command/address power supply:</b> Command/address power supply.
V <sub>SSCA</sub>	Supply	<b>Command/address ground:</b> Isolated on the die for improved noise immunity.
V <sub>DD1</sub>	Supply	<b>Core power:</b> Supply 1.
V <sub>DD2</sub>	Supply	<b>Core power:</b> Supply 2.
V <sub>SS</sub>	Supply	<b>Common ground</b>
V <sub>REFCA</sub> , V <sub>REFDQ</sub>	Supply	<b>Reference voltage:</b> V <sub>REFCA</sub> is reference for command/address input buffers, V <sub>REFDQ</sub> is reference for DQ input buffers.
ZQ	Reference	<b>External impedance (240 ohm):</b> This signal is used to calibrate the device output impedance.
RFU	-	<b>Reserved for future use:</b> Must be left floating.
DNU	-	<b>Do not use:</b> Must be grounded or left floating.
NC	-	<b>No connect:</b> Not internally connected.
(NC)	-	<b>No connect:</b> Balls indicated as (NC) are no connects, however, they could be connected together internally.

## Functional Description


Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4- or 8-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a  $4n$  prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single  $4n$ -bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

**Figure 9: Functional Block Diagram**



## Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 10 (page 25)). Power-up and initialization by means other than those specified will result in undefined operation.

### 1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW ( $\leq 0.2 \times V_{DDCA}$ ), and all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latchup. CK, CK#, CS#, and CA input levels must be between  $V_{SSCA}$  and  $V_{DDCA}$  during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration  $t^{INIT0}$  (Tb - Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any of  $V_{SS}$ ,  $V_{SSQ}$ , and  $V_{SSCA}$  pins must not exceed 100mV.

#### Voltage Ramp Completion

After Ta is reached:

- $V_{DD1}$  must be greater than  $V_{DD2} - 200mV$
- $V_{DD1}$  and  $V_{DD2}$  must be greater than  $V_{DDCA} - 200mV$
- $V_{DD1}$  and  $V_{DD2}$  must be greater than  $V_{DDQ} - 200mV$
- $V_{REF}$  must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least  $t^{INIT1} = 100ns$ , after which CKE can be asserted HIGH. The clock must be stable at least  $t^{INIT2} = 5 \times t^{CK}$  prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements ( $t^{IS}$ ,  $t^{IH}$ ) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for  $t^{CKb}$  (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example,  $t^{DQSCK}$ ) could have relaxed timings (such as  $t^{DQSCKb}$ ) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least  $t^{INIT3} = 200\mu s$  (Td).

### 2. RESET Command

After  $t^{INIT3}$  is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command.

Wait at least  $t^{INIT4}$  while keeping CKE asserted and issuing NOP commands.

### 3. MRRs and Device Auto Initialization (DAI) Polling

After  $t_{INIT4}$  is satisfied ( $T_e$ ), only MRR commands and power-down entry/exit commands are supported. After  $T_e$ , CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down (page 77)).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of  $t_{INIT5}$ , or until the DAI bit is set, before proceeding.

Because the memory output buffers are not properly configured by  $T_e$ , some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state ( $T_f$ ). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than  $t_{INIT5}$  after the RESET command. The controller must wait at least  $t_{INIT5}$  or until the DAI bit is set before proceeding.

### 4. ZQ Calibration


After  $t_{INIT5}$  ( $T_f$ ), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after  $t_{ZQINIT}$ .

### 5. Normal Operation

After ( $T_g$ ), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After  $T_g$ , the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 86).

**Figure 10: Voltage Ramp and Initialization Sequence**


Note: 1. High-Z on the CA bus indicates valid NOP.

**Table 10: Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0	–	20	ms	Maximum voltage ramp time
tINIT1	100	–	ns	Minimum CKE LOW time after completion of voltage ramp
tINIT2	5	–	<sup>t</sup> CK	Minimum stable clock before first CKE HIGH
tINIT3	200	–	μs	Minimum idle time after first CKE assertion
tINIT4	1	–	μs	Minimum idle time after RESET command
tINIT5	–	10	μs	Maximum duration of device auto initialization
tZQINIT	1	–	μs	ZQ initial calibration (S4 devices only)
tCKb	18	100	ns	Clock cycle time during boot

Note: 1. The <sup>t</sup>INIT0 maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding <sup>t</sup>INIT0 MAX, please contact the factory.

### Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

### Power-Off

While powering off, CKE must be held LOW ( $\leq 0.2 \times V_{DDCA}$ ); all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW.