



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Embedded LPDDR2 SDRAM

EDB4416BBBH, EDB4432BBBJ

Features

- Ultra-low-voltage core and I/O power supplies
- Frequency range
 - 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
- 4n prefetch DDR architecture
- 8 internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on each CK_t/CK_c edge
- Bidirectional/differential data strobe per byte of data (DQS_t/DQS_c)
- Programmable READ and WRITE latencies (RL/WL)
- Burst length: 4, 8, and 16
- Per-bank refresh for concurrent operation
- Auto temperature-compensated self refresh (ATCSR) by built-in temperature sensor
- Partial-array self refresh (PASR)
- Selectable output drive strength (DS)
- Clock-stop capability
- Lead-free (RoHS-compliant) and halogen-free packaging

Options

- Density/Page Size
 - 4Gb / 1-CS - single die
- Organization
 - x16
 - x32
- V_{DD1}/V_{DD2}/V_{DDQ}: 1.8V/1.2V/1.2V
- Revision
- FBGA “green” package
 - 10mm x 11.5mm x 0.75mm, 134-ball x16
 - 10mm x 11.5mm x 0.75mm, 134-ball x32
- Timing – cycle time
 - 1.875ns @ RL = 8
- Operating temperature range
 - From –30°C to +85°C
 - From –40°C to +85°C

Marking

44
16
32
B
B
BH
BJ
-1D
Blank
IT


Table 1: Key Timing Parameters

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	RL	WL
1D	533	1066	8	4

Table 2: S4 Configuration Addressing

Architecture	256 Meg x 16	128 Meg x 32
Die configuration	32 Meg x 16 x 8 banks	16 Meg x 32 x 8 banks
Row addressing	16K A[13:0]	16K A[13:0]
Column addressing	2K A[10:0]	1K A[9:0]

Figure 1: LPDDR2 Part Numbering



FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

Table 3: Package Codes and Descriptions

Package Code	Ball Count	# Ranks	# Channels	Size (mm)	Die per Package	Solder Ball Composition
BH	134	1	1 (x16)	10 x 11.5 x 0.75, 0.65 pitch	SDP	SAC302
BJ	134	1	1 (x32)	10 x 11.5 x 0.75, 0.65 pitch	SDP	SAC302

- Notes:
- SDP = single-die package
 - Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Contents

LPDDR2 Array Configuration	9
General Notes	9
I _{DD} Specifications – Single Die, Single Channel	10
Package Block Diagrams	13
Package Dimensions	14
Ball Assignments	15
Ball Descriptions	17
Functional Description	18
Simplified State Diagram	19
Power-Up and Initialization	21
Voltage Ramp and Device Initialization	21
Initialization After RESET (Without Voltage Ramp)	23
Power-Off Sequence	23
Uncontrolled Power-Off Sequence	24
Mode Register Definition	24
Mode Register Assignments and Definitions	24
Commands and Timing	35
ACTIVATE Command	36
8-Bank Device Operation	37
Read and Write Access Modes	38
Burst READ Command	38
READs Interrupted by a READ	45
Burst WRITE Command	45
WRITEs Interrupted by a WRITE	48
BURST TERMINATE Command	48
Write Data Mask	50
PRECHARGE Command	51
READ Burst Followed by PRECHARGE	52
WRITE Burst Followed by PRECHARGE	53
Auto Precharge operation	54
READ Burst with Auto Precharge	54
WRITE Burst with Auto Precharge	55
REFRESH Command	57
REFRESH Requirements	59
SELF REFRESH Operation	66
Partial-Array Self Refresh – Bank Masking	68
Partial-Array Self Refresh – Segment Masking	68
MODE REGISTER READ	69
Temperature Sensor	71
DQ Calibration	73
MODE REGISTER WRITE Command	75
MRW RESET Command	75
MRW ZQ Calibration Commands	76
ZQ External Resistor Value, Tolerance, and Capacitive Loading	78
Input Clock Frequency Changes and Stop Events	78
Input Clock Frequency Changes and Clock Stop with CKE LOW	78
Input Clock Frequency Changes and Clock Stop with CKE HIGH	78
NO OPERATION Command	79
Truth Tables	79
Absolute Maximum Ratings	87

Input/Output Capacitance	87
Electrical Specifications – I _{DD} Specifications and Conditions	88
AC and DC Operating Conditions	91
AC and DC Logic Input Measurement Levels for Single-Ended Signals	92
V _{REF} Tolerances	93
Input Signal	95
AC and DC Logic Input Measurement Levels for Differential Signals	97
Single-Ended Requirements for Differential Signals	98
Differential Input Crosspoint Voltage	100
Input Slew Rate	101
Output Characteristics and Operating Conditions	101
Single-Ended Output Slew Rate	102
Differential Output Slew Rate	103
HSUL_12 Driver Output Timing Reference Load	105
Output Driver Impedance	106
Output Driver Impedance Characteristics with ZQ Calibration	107
Output Driver Temperature and Voltage Sensitivity	108
Output Impedance Characteristics Without ZQ Calibration	108
Clock Specification	111
t _{CK(abs)} , t _{CH(abs)} , and t _{CL(abs)}	113
Clock Period Jitter	113
Clock Period Jitter Effects on Core Timing Parameters	113
Cycle Time Derating for Core Timing Parameters	114
Clock Cycle Derating for Core Timing Parameters	114
Clock Jitter Effects on Command/Address Timing Parameters	114
Clock Jitter Effects on READ Timing Parameters	114
Clock Jitter Effects on WRITE Timing Parameters	115
Refresh Requirements Parameters	116
AC Timing	116
CA and CS _n Setup, Hold, and Derating	122
Data Setup, Hold, and Slew Rate Derating	130
Revision History	137
Rev. B – 09/16	137
Rev. A – 02/16	137

List of Figures

Figure 1: LPDDR2 Part Numbering	2
Figure 2: Single-Rank Single-Channel Package Block Diagram	13
Figure 3: 134-Ball FBGA (10mm x 11.5mm x 0.75mm)	14
Figure 4: 134-Ball FBGA (x16)	15
Figure 5: 134-Ball FBGA (x32)	16
Figure 6: Functional Block Diagram	19
Figure 7: Simplified State Diagram	20
Figure 8: Voltage Ramp and Initialization Sequence	23
Figure 9: Command and Input Setup and Hold	36
Figure 10: CKE Input Setup and Hold	36
Figure 11: ACTIVATE Command	37
Figure 12: t_{FAW} Timing (8-Bank Devices)	38
Figure 13: READ Output Timing – t_{DQSCK} (MAX)	39
Figure 14: READ Output Timing – t_{DQSCK} (MIN)	39
Figure 15: Burst READ – RL = 5, BL = 4, $t_{DQSCK} > t_{CK}$	40
Figure 16: Burst READ – RL = 3, BL = 8, $t_{DQSCK} < t_{CK}$	40
Figure 17: $t_{DQSCKDL}$ Timing	41
Figure 18: $t_{DQSCKDM}$ Timing	42
Figure 19: $t_{DQSCKDS}$ Timing	43
Figure 20: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4	44
Figure 21: Seamless Burst READ – RL = 3, BL = 4, $t_{CCD} = 2$	44
Figure 22: READ Burst Interrupt Example – RL = 3, BL = 8, $t_{CCD} = 2$	45
Figure 23: Data Input (WRITE) Timing	46
Figure 24: Burst WRITE – WL = 1, BL = 4	46
Figure 25: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4	47
Figure 26: Seamless Burst WRITE – WL = 1, BL = 4, $t_{CCD} = 2$	47
Figure 27: WRITE Burst Interrupt Timing – WL = 1, BL = 8, $t_{CCD} = 2$	48
Figure 28: Burst WRITE Truncated by BST – WL = 1, BL = 16	49
Figure 29: Burst READ Truncated by BST – RL = 3, BL = 16	50
Figure 30: Data Mask Timing	50
Figure 31: Write Data Mask – Second Data Bit Masked	51
Figure 32: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, $RU(t_{RTP}(\text{MIN})/t_{CK}) = 2$	52
Figure 33: READ Burst Followed by PRECHARGE – RL = 3, BL = 4, $RU(t_{RTP}(\text{MIN})/t_{CK}) = 3$	53
Figure 34: WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4	54
Figure 35: READ Burst with Auto Precharge – RL = 3, BL = 4, $RU(t_{RTP}(\text{MIN})/t_{CK}) = 2$	55
Figure 36: WRITE Burst with Auto Precharge – WL = 1, BL = 4	56
Figure 37: t_{SRF} Definition	60
Figure 38: Regular Distributed Refresh Pattern	62
Figure 39: Supported Transition from Repetitive REFRESH Burst	63
Figure 40: Nonsupported Transition from Repetitive REFRESH Burst	64
Figure 41: Recommended Self Refresh Entry and Exit	65
Figure 42: All-Bank REFRESH Operation	66
Figure 43: Per-Bank REFRESH Operation	66
Figure 44: SELF REFRESH Operation	67
Figure 45: MRR Timing – RL = 3, $t_{MRR} = 2$	69
Figure 46: READ to MRR Timing – RL = 3, $t_{MRR} = 2$	70
Figure 47: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4	71
Figure 48: Temperature Sensor Timing	73
Figure 49: MR32 and MR40 DQ Calibration Timing – RL = 3, $t_{MRR} = 2$	74
Figure 50: MODE REGISTER WRITE Timing – RL = 3, $t_{MRW} = 5$	75

Figure 51: ZQ Timings	77
Figure 52: V_{REF} DC Tolerance and V_{REF} AC Noise Limits	93
Figure 53: LPDDR2-466 to LPDDR2-1066 Input Signal	95
Figure 54: LPDDR2-200 to LPDDR2-400 Input Signal	96
Figure 55: Differential AC Swing Time and t_{DVAC}	97
Figure 56: Single-Ended Requirements for Differential Signals	99
Figure 57: V_{IX} Definition	100
Figure 58: Differential Input Slew Rate Definition for CK_t, CK_c, DQS_t, and DQS_c	101
Figure 59: Single-Ended Output Slew Rate Definition	103
Figure 60: Differential Output Slew Rate Definition	104
Figure 61: Overshoot and Undershoot Definition	105
Figure 62: HSUL_12 Driver Output Reference Load for Timing and Slew Rate	106
Figure 63: Output Driver	107
Figure 64: Output Impedance = 240 Ohms, I-V Curves After ZQRESET	110
Figure 65: Output Impedance = 240 Ohms, I-V Curves After Calibration	111
Figure 66: Typical Slew Rate and $t_{VAC} - t_{IS}$ for CA and CS_n Relative to Clock	126
Figure 67: Typical Slew Rate - t_{IH} for CA and CS_n Relative to Clock	127
Figure 68: Tangent Line - t_{IS} for CA and CS_n Relative to Clock	128
Figure 69: Tangent Line - t_{IH} for CA and CS_n Relative to Clock	129
Figure 70: Typical Slew Rate and $t_{VAC} - t_{DS}$ for DQ Relative to Strobe	133
Figure 71: Typical Slew Rate - t_{DH} for DQ Relative to Strobe	134
Figure 72: Tangent Line - t_{DS} for DQ with Respect to Strobe	135
Figure 73: Tangent Line - t_{DH} for DQ with Respect to Strobe	136

List of Tables

Table 1: Key Timing Parameters	1
Table 2: S4 Configuration Addressing	1
Table 3: Package Codes and Descriptions	2
Table 4: I _{DD} Specifications	10
Table 5: I _{DD6} Partial-Array Self Refresh Current at 85°C	12
Table 6: Ball/Pad Descriptions	17
Table 7: Initialization Timing Parameters	23
Table 8: Power-Off Timing	24
Table 9: Mode Register Assignments	25
Table 10: MR0 Device Information (MA[7:0] = 00h)	26
Table 11: MR0 Op-Code Bit Definitions	26
Table 12: MR1 Device Feature 1 (MA[7:0] = 01h)	26
Table 13: MR1 Op-Code Bit Definitions	26
Table 14: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)	27
Table 15: No-Wrap Restrictions	28
Table 16: MR2 Device Feature 2 (MA[7:0] = 02h)	28
Table 17: MR2 Op-Code Bit Definitions	29
Table 18: MR3 I/O Configuration 1 (MA[7:0] = 03h)	29
Table 19: MR3 Op-Code Bit Definitions	29
Table 20: MR4 Device Temperature (MA[7:0] = 04h)	29
Table 21: MR4 Op-Code Bit Definitions	30
Table 22: MR5 Basic Configuration 1 (MA[7:0] = 05h)	30
Table 23: MR5 Op-Code Bit Definitions	30
Table 24: MR6 Basic Configuration 2 (MA[7:0] = 06h)	31
Table 25: MR6 Op-Code Bit Definitions	31
Table 26: MR7 Basic Configuration 3 (MA[7:0] = 07h)	31
Table 27: MR7 Op-Code Bit Definitions	31
Table 28: MR8 Basic Configuration 4 (MA[7:0] = 08h)	31
Table 29: MR8 Op-Code Bit Definitions	31
Table 30: MR9 Test Mode (MA[7:0] = 09h)	32
Table 31: MR10 Calibration (MA[7:0] = 0Ah)	32
Table 32: MR10 Op-Code Bit Definitions	32
Table 33: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)	33
Table 34: MR16 PASR Bank Mask (MA[7:0] = 010h)	33
Table 35: MR16 Op-Code Bit Definitions	33
Table 36: MR16 Bank and OP corresponding table	33
Table 37: MR17 PASR Segment Mask (MA[7:0] = 011h)	34
Table 38: MR17 PASR Segment Mask Definitions (1Gb - 8Gb only)	34
Table 39: MR17 PASR Row Address Ranges in Masked Segments	34
Table 40: Reserved Mode Registers	35
Table 41: MR32 DQ Calibration Pattern A (MA[7:0] = 20H)	35
Table 42: MR40 DQ Calibration Pattern B (MA[7:0] = 28H)	35
Table 43: MR63 RESET (MA[7:0] = 3Fh) – MRW Only	35
Table 44: Bank Selection for PRECHARGE by Address Bits	52
Table 45: PRECHARGE and Auto Precharge Clarification	56
Table 46: REFRESH Command Scheduling Separation Requirements	58
Table 47: Bank and Segment Masking Example	68
Table 48: Temperature Sensor Definitions and Operating Conditions	72
Table 49: Data Calibration Pattern Description	75
Table 50: Truth Table for MRR and MRW	75

Table 51: Command Truth Table	79
Table 52: CKE Truth Table	81
Table 53: Current State Bank <i>n</i> to Command to Bank <i>n</i> Truth Table	81
Table 54: Current State Bank <i>n</i> to Command to Bank <i>m</i> Truth Table	83
Table 55: DM Truth Table	85
Table 56: Absolute Maximum DC Ratings	87
Table 57: Input/Output Capacitance	87
Table 58: Switching for CA Input Signals	88
Table 59: Switching for I _{DD4R}	88
Table 60: Switching for I _{DD4W}	89
Table 61: I _{DD} Specification Parameters and Operating Conditions	89
Table 62: Recommended DC Operating Conditions	91
Table 63: Input Leakage Current	91
Table 64: Operating Temperature Range	91
Table 65: Single-Ended AC and DC Input Levels for CA and CS _n Inputs	92
Table 66: Single-Ended AC and DC Input Levels for CKE	92
Table 67: Single-Ended AC and DC Input Levels for DQ and DM	92
Table 68: Differential AC and DC Input Levels	97
Table 69: CK _t /CK _c and DQS _t /DQS _c Time Requirements Before Ringback (^t DVAC)	98
Table 70: Single-Ended Levels for CK _t , CK _c , DQS _t , DQS _c	99
Table 71: Crosspoint Voltage for Differential Input Signals (CK _t , CK _c , DQS _t , DQS _c)	100
Table 72: Differential Input Slew Rate Definition	101
Table 73: Single-Ended AC and DC Output Levels	101
Table 74: Differential AC and DC Output Levels	102
Table 75: Single-Ended Output Slew Rate Definition	102
Table 76: Single-Ended Output Slew Rate	103
Table 77: Differential Output Slew Rate Definition	104
Table 78: Differential Output Slew Rate	104
Table 79: AC Overshoot/Undershoot Specification	105
Table 80: Output Driver DC Electrical Characteristics with ZQ Calibration	107
Table 81: Output Driver Sensitivity Definition	108
Table 82: Output Driver Temperature and Voltage Sensitivity	108
Table 83: Output Driver DC Electrical Characteristics Without ZQ Calibration	108
Table 84: I-V Curves	109
Table 85: Definitions and Calculations	112
Table 86: ^t CK(abs), ^t CH(abs), and ^t CL(abs) Definitions	113
Table 87: Refresh Requirement Parameters (Per Density)	116
Table 88: AC Timing	116
Table 89: CA and CS _n Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	123
Table 90: CA and CS _n Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	123
Table 91: Derating Values for AC/DC-Based ^t IS/ ^t IH (AC220)	124
Table 92: Derating Values for AC/DC-Based ^t IS/ ^t IH (AC300)	124
Table 93: Required Time for Valid Transition – ^t VAC > V _{IH(AC)} and < V _{IL(AC)}	124
Table 94: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	130
Table 95: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	131
Table 96: Derating Values for AC/DC-Based ^t DS/ ^t DH (AC220)	131
Table 97: Derating Values for AC/DC-Based ^t DS/ ^t DH (AC300)	132
Table 98: Required Time for Valid Transition – ^t VAC > V _{IH(AC)} or < V _{IL(AC)}	132

LPDDR2 Array Configuration

The 4Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 4,294,967,296-bits. The device is internally configured as an eight-bank DRAM. Each of the x16's 536,870,912-bit banks is organized as 16,384 rows by 2048 columns by 16 bits. Each of the x32's 536,870,912-bit banks is organized as 16,384 rows by 1024 columns by 32 bits.

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS_t, DQS_c and CK_t, CK_c respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

I_{DD} Specifications – Single Die, Single Channel

Table 4: I_{DD} Specifications

V_{DD2}, V_{DDQ} = 1.14–1.30V; V_{DD1} = 1.70–1.95V; T_C = –40°C to +85°C

Symbol	Supply	Speed	Unit	Parameter/Condition
		1066		
I _{DD01}	V _{DD1}	5.7	mA	Operating one bank active-precharge current t _{CK} = t _{CK} (avg) MIN; t _{RC} = t _{RC} (MIN) ;CKE is HIGH; CS _n is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD02}	V _{DD2} , V _{DDQ}	47.6		
I _{DD2P1}	V _{DD1}	0.27	mA	Idle power-down standby current t _{CK} = t _{CK} (avg) MIN; CKE is LOW; CS _n is HIGH; All banks idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD2P2}	V _{DD2} , V _{DDQ}	0.58		
I _{DD2PS1}	V _{DD1}	0.27	mA	Idle power-down standby current with clock stop CK _t = LOW, CK _c = HIGH; CKE is LOW; CS _n is HIGH; All banks idle; CA bus inputs are STABLE; Data bus inputs are STABLE
I _{DD2PS2}	V _{DD2} , V _{DDQ}	0.58		
I _{DD2N1}	V _{DD1}	0.31	mA	Idle non power-down standby current t _{CK} = t _{CK} (avg) MIN; CKE is HIGH; CS _n is HIGH; All banks idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD2N2}	V _{DD2} , V _{DDQ}	11.4		
I _{DD2NS1}	V _{DD1}	0.31	mA	Idle non power-down standby current with clock stop CK _t = LOW, CK _c = HIGH; CKE is HIGH; CS _n is HIGH; All banks idle; CA bus inputs are STABLE; Data bus inputs are STABLE
I _{DD2NS2}	V _{DD2} , V _{DDQ}	6.2		
I _{DD3P1}	V _{DD1}	0.27	mA	Active power-down standby current t _{CK} = t _{CK} (avg) MIN; CKE is LOW; CS _n is HIGH; One bank active; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD3P2}	V _{DD2} , V _{DDQ}	3.4		
I _{DD3PS1}	V _{DD1}	0.27	mA	Active power-down standby current with clock stop CK _t = LOW, CK _c = HIGH; CKE is LOW; CS _n is HIGH; One bank active; CA bus inputs are STABLE; Data bus inputs are STABLE
I _{DD3PS2}	V _{DD2} , V _{DDQ}	3.4		
I _{DD3N1}	V _{DD1}	0.72	mA	Active non power-down standby current t _{CK} = t _{CK} (avg) MIN; CKE is HIGH; CS _n is HIGH; One bank active; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD3N2}	V _{DD2} , V _{DDQ}	13.6		

Table 4: I_{DD} Specifications (Continued)

V_{DD2}, V_{DDQ} = 1.14–1.30V; V_{DD1} = 1.70–1.95V; T_C = –40°C to +85°C

Symbol	Supply	Speed	Unit	Parameter/Condition
		1066		
I _{DD3NS1}	V _{DD1}	0.72	mA	Active non power-down standby current with clock stop CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; One bank active; CA bus inputs are STABLE; Data bus inputs are STABLE
I _{DD3NS2}	V _{DD2} , V _{DDQ}	8.4		
I _{DD4R1}	V _{DD1}	1.07	mA	Operating burst read current t _{CK} = t _{CK} (avg) MIN; CS_n is HIGH between valid commands; One bank active; BL = 4; RL = RL (MIN); CA bus inputs are SWITCHING; 50% data change each burst transfer
I _{DD4R2}	V _{DD2} , V _{DDQ}	115.2		
I _{DD4W1}	V _{DD1}	1.02	mA	Operating burst write current t _{CK} = t _{CK} (avg) MIN; CS_n is HIGH between valid commands; One bank active; BL = 4; WL = WL (MIN); CA bus inputs are SWITCHING; 50% data change each burst transfer
I _{DD4W2}	V _{DD2} , V _{DDQ}	105.6		
I _{DD51}	V _{DD1}	13.16	mA	All bank auto-refresh burst current t _{CK} = t _{CK} (avg) MIN; CKE is HIGH between valid commands; t _{RC} = t _{RFCab} (MIN); Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD52}	V _{DD2} , V _{DDQ}	89.2		
I _{DD5AB1}	V _{DD1}	0.8	mA	All bank auto-refresh average current t _{CK} = t _{CK} (avg) MIN; CKE is HIGH between valid commands; t _{RC} = t _{REFI} ; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD5AB2}	V _{DD2} , V _{DDQ}	12.8		
I _{DD5PB1}	V _{DD1}	0.8	mA	Per bank auto-refresh average current t _{CK} = t _{CK} (avg) MIN; CKE is HIGH between valid commands; t _{RC} = t _{REFIpb} ; CA bus inputs are SWITCHING; Data bus inputs are STABLE
I _{DD5PB2}	V _{DD2} , V _{DDQ}	12.8		

- Notes:
1. Published I_{DD} values are the maximum of the distribution of the arithmetic mean.
 2. I_{DD} current specifications are tested after the device is properly initialized.

Table 5: I_{DD6} Partial-Array Self Refresh Current at 85°C


V_{DD2}, V_{DDQ} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

PASR	Supply	Value	Unit	Parameter/Conditions
Full array	V _{DD1}	624	μA	Self-refresh current CK _t = LOW, CK _c = HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE
	V _{DD2} , V _{DDQ}	2840		
1/2 array	V _{DD1}	454		
	V _{DD2} , V _{DDQ}	1870		
1/4 array	V _{DD1}	382		
	V _{DD2} , V _{DDQ}	1360		
1/8 array	V _{DD1}	338		
	V _{DD2} , V _{DDQ}	1000		

Note: 1. I_{DD6} 85°C is the maximum of the distribution of the arithmetic mean.


Package Block Diagrams

Figure 2: Single-Rank Single-Channel Package Block Diagram



Package Dimensions


Figure 3: 134-Ball FBGA (10mm x 11.5mm x 0.75mm)



Note: 1. All dimensions are in millimeters.

Ball Assignments


Figure 4: 134-Ball FBGA (x16)



Top View (ball down)

Note: 1. V_{DDCA} is unnecessary. F1, H1, N2 pins should be left unconnected.

Figure 5: 134-Ball FBGA (x32)



Note: 1. V_{DDCA} is unnecessary. F1, H1, N2 pins should be left unconnected.

Ball Descriptions

The ball/pad description table below is a comprehensive list of signals for the device family. All signals listed may not be supported on this device. See Ball Assignments for information specific to this device.

Table 6: Ball/Pad Descriptions

Symbol	Type	Description
CA[9:0]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE[1:0]	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS[1:0]#	Input	Chip select: CS# is considered part of the command code and is sampled at the rising edge of CK.
DM[3:0]	Input	Input data mask: DM is an input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ[31:0]	I/O	Data input/output: Bidirectional data bus.
DQS[3:0], DQS[3:0]#	I/O	Data strobe: The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, respectively.
V _{DDQ}	Supply	DQ power supply: Isolated on the die for improved noise immunity.
V _{SSQ}	Supply	DQ ground: Isolated on the die for improved noise immunity.
V _{DDCA}	Supply	Command/address power supply: Command/address power supply.
V _{SSCA}	Supply	Command/address ground: Isolated on the die for improved noise immunity.
V _{DD1}	Supply	Core power: Supply 1.
V _{DD2}	Supply	Core power: Supply 2.
V _{SS}	Supply	Common ground
V _{REFCA} , V _{REFDQ}	Supply	Reference voltage: V _{REFCA} is reference for command/address input buffers, V _{REFDQ} is reference for DQ input buffers.
ZQ	Reference	External impedance (240 ohm): This signal is used to calibrate the device output impedance.
RFU	–	Reserved for future use: Must be left floating.
DNU	–	Do not use: Must be grounded or left floating.
NC	–	No connect: Not internally connected.
(NC)	–	No connect: Balls indicated as (NC) are no connects, however, they could be connected together internally.

Functional Description


Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4- or 8-bank memory device. The device uses a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

The LPDDR2-S4 device uses a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a $4n$ prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write access is burst oriented; access starts at a selected location and continues for a programmed number of locations in a programmed sequence.

Access begins with the registration of an ACTIVATE command followed by a READ or WRITE command. Registered address and BA bits that coincide with the ACTIVATE command are used to select the row and bank to be accessed. Registered address bits that coincide with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

Figure 6: Functional Block Diagram



Note: 1. 512Mb is a 4-bank only.

Simplified State Diagram

The state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification. The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

[illegible]

Note: 1. All banks are precharged in the idle state.

Power-Up and Initialization

The device must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see the Voltage Ramp and Initialization Sequence figure). Power-up and initialization by means other than those specified will result in undefined operation.

1. Voltage Ramp Beginning

While applying power (after T_a), CKE must be held LOW ($\leq 0.2 \times V_{DD2}$), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (T_b), CKE must be held LOW. DQ, DM, DQS_t, and DQS_c voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK_t, CK_c, CS_n, and CA input levels must be between V_{SS} and V_{DD2} during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- T_a is the point when any power supply first reaches 300mV.
- Noted conditions apply between T_a and power-down (controlled or uncontrolled).
- T_b is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration t_{INIT0} ($T_b - T_a$) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any of V_{SS} , and V_{SSQ} pins must not exceed 100mV.

2. Voltage Ramp Completion

After T_a is reached:

- V_{DD1} must be greater than $V_{DD2} - 200mV$
- V_{DD1} and V_{DD2} must be greater than $V_{DDQ} - 200mV$
- V_{REF} must always be less than all other supply voltages

Beginning at T_b , CKE must remain LOW for at least $t_{INIT1} = 100ns$, after which CKE can be asserted HIGH. The clock must be stable at least $t_{INIT2} = 5 \times t_{CK}$ prior to the first CKE LOW-to-HIGH transition (T_c). CKE, CS_n, and CA inputs must observe setup and hold requirements (t_{IS} , t_{IH}) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for t_{CKb} (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, t_{DQSCK}) could have relaxed timings (such as t_{DQSCKb}) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least $t_{INIT3} = 200\mu s$ (T_d).

3. RESET Command

After t_{INIT3} is satisfied, the MRW RESET command must be issued (T_d). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least t_{INIT4} while keeping CKE asserted and issuing NOP commands.

4. MRRs and Device Auto Initialization (DAI) Polling

After t_{INIT4} is satisfied (T_e), only MRR commands and power-down entry/exit commands are supported. After T_e , CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of t_{INIT5} or until the DAI bit is set before proceeding.

Because the memory output buffers are not properly configured by T_e , some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the memory device sets the DAI bit (MR0, DAI) to zero, indicating DAI complete, the device is in the idle state (T_f). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than t_{INIT5} after the RESET command. The controller must wait at least t_{INIT5} or until the DAI bit is set before proceeding.

5. ZQ Calibration

After t_{INIT5} (T_f), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).


This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after t_{ZQINIT} .

6. Normal Operation

After (T_g), the MRW command must be used to properly configure the memory, including, for example, output buffer drive strength, latencies, and so on. Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After T_g , the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Stop Events.

Figure 8: Voltage Ramp and Initialization Sequence



Note: 1. High-Z on the CA bus indicates valid NOP.

Table 7: Initialization Timing Parameters

Parameter	Value		Unit	Comment
	Min	Max		
t_{INIT0}	–	20	ms	Maximum voltage ramp time
t_{INIT1}	100	–	ns	Minimum CKE LOW time after completion of voltage ramp
t_{INIT2}	5	–	t_{CK}	Minimum stable clock before first CKE HIGH
t_{INIT3}	200	–	μs	Minimum idle time after first CKE assertion
t_{INIT4}	1	–	μs	Minimum idle time after RESET command
t_{INIT5}	–	10	μs	Maximum duration of device auto initialization
t_{ZQINIT}	1	–	μs	ZQ initial calibration (S4 devices only)
t_{CKb}	18	100	ns	Clock cycle time during boot

Note: 1. The t_{INIT0} maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding t_{INIT0} MAX, contact the factory.

Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

Power-Off Sequence

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DD2}$); all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS_t, and DQS_c voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latchup. CK_t, CK_c, CS_n, and CA input levels must be between V_{SS} and V_{DD2} during the power-off sequence to avoid latchup.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Required Power Supply Conditions Between Tx and Tz:

- V_{DD1} must be greater than $V_{DD2} - 200\text{mV}$
- V_{DD1} must be greater than $V_{DDQ} - 200\text{mV}$
- V_{REF} must always be less than all other supply voltages

The voltage difference between V_{SS} and V_{SSQ} must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz, the point at which all power supplies first reach 300mV, the device must power off. The time between Tx and Tz must not exceed t_{POFF} . During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than $0.5\text{ V}/\mu\text{s}$ between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 8: Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	t_{POFF}	–	2	sec

Mode Register Definition

The LPDDR2 device contains a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write to a register. An “R” in the access column of the mode register assignment table indicates read-only; a “W” indicates write-only; “R/W” indicates read or write capable or enabled.

Table 9: Mode Register Assignments

Notes 1–5 apply to all parameters and conditions

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link
0	00h	Device info	R	RFU			RZQI		RFU	DI	DAI	go to MR0
1	01h	Device feature 1	W	nWR (for AP)			WC	BT	BL			go to MR1
2	02h	Device feature 2	W	RFU			RL and WL					go to MR2
3	03h	I/O config-1	W	RFU			DS					go to MR3
4	04h	SDRAM refresh rate	R	TUF	RFU				Refresh rate			go to MR4
5	05h	Basic config-1	R	LPDDR2 Manufacturer ID								go to MR5
6	06h	Basic config-2	R	Revision ID1								go to MR6
7	07h	Basic config-3	R	Revision ID2								go to MR7
8	08h	Basic config-4	R	I/O width		Density				Type		go to MR8
9	09h	Test mode	W	Vendor-specific test mode								go to MR9
10	0Ah	I/O calibration	W	Calibration code								go to MR10
11–15	0Bh ≈ 0Fh	Reserved	–	RFU								go to MR11
16	10h	PASR_Bank	W	Bank mask								go to MR16
17	11h	PASR_Seg	W	Segment mask								go to MR17
18–31	12h–1Fh	Reserved	–	RFU								go to MR18
32	20h	DQ calibration pattern A	R	See Data Calibration Pattern Description table								go to MR32
33–39	21h–27h	Do not use										go to MR33
40	28h	DQ calibration pattern B	R	See Data Calibration Pattern Description table								go to MR40
41–47	29h–2Fh	Do not use										go to MR41
48–62	30h–3Eh	Reserved	–	RFU								go to MR48
63	3Fh	RESET	W	X								go to MR63
64–126	40h–7Eh	Reserved	–	RFU								go to MR64
127	7Fh	Do not use										go to MR127
128–190	80h–BEh	Reserved for vendor use		RVU								go to MR128
191	BFh	Do not use										go to MR191
192–254	C0h–FEh	Reserved for vendor use		RVU								go to MR192
255	FFh	Do not use										go to MR255

- Notes:
1. RFU bits must be set to 0 during MRW.
 2. RFU bits must be read as 0 during MRR.
 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
 4. RFU mode registers must not be written.
 5. WRITEs to read-only registers must have no impact on the functionality of the device.