



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Automotive Mobile LPDDR2 SDRAM

EDB5432BEBH, EDB5432BEPA

Features¹

- Ultra low-voltage core and I/O power supplies
 - $V_{DD2} = 1.14\text{--}1.30V$
 - $V_{DDCA}/V_{DDQ} = 1.14\text{--}1.30V$
 - $V_{DD1} = 1.70\text{--}1.95V$
- Clock frequency range
 - 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Four internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)²
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability
- RoHS-compliant, “green” packaging

Table 1: Key Timing Parameters

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	RL	WL	tRCD/tRP
-1D	533	1066	8	4	Typical

Options	Marking
• V_{DD2} : 1.2V	B
• Density/Page Size <ul style="list-style-type: none"> – 512Mb/2KB - single die 	54
• Organization <ul style="list-style-type: none"> – x32 	32
• FBGA “green” package <ul style="list-style-type: none"> – 134-ball VFBGA (10mm x 11.5mm) – 168-ball WFBGA (12mm x 12mm) 	BH PA
• Timing – cycle time <ul style="list-style-type: none"> – 1.875ns @ RL = 8 	-1D
• Special options <ul style="list-style-type: none"> – Standard – Automotive certified (Package-level burn-in) 	None A
• Operating temperature range <ul style="list-style-type: none"> – From -40°C to $+85^{\circ}\text{C}$ – From -40°C to $+105^{\circ}\text{C}$ – From -40°C to $+125^{\circ}\text{C}$³ 	IT AT UT
• Revision	:E


Notes:

1. All items related to 8-bank in this data sheet are not available. For example per-bank refresh option is not supported.
2. When $T_C > 105^{\circ}\text{C}$, self-refresh mode is not available.
3. UT option use based on automotive usage model. Please contact Micron sales representative if you have questions.

Table 2: Single Channel S4 Configuration Addressing

Architecture	16 Meg x 32
Die configuration	4 Meg x 32 x 4 banks
Row addressing	8K (A[12:0])
Column addressing	512 (A[8:0])
Number of die	1
Die per rank	1
Ranks per channel ¹	1

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.

Figure 1: 512Mb LPDDR2 Part Numbering


FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

Table 3: Package Codes and Descriptions

Package Code	Ball Count	# Ranks	# Channels	Size (mm)	Die per Package	Solder Ball Composition
BH	134	1	1	10 x 11.5 x 1.0, 0.65 pitch	SDP	SAC302
PA	168	1	1	12 x 12 x 0.8, 0.5 pitch	SDP	SAC302

Notes: 1. SDP = Single-die package.
 2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Contents

Important Notes and Warnings	9
General Description	9
General Notes	10
I _{DD} Specifications	11
Package Block Diagrams	14
Package Dimensions	15
Ball Assignments and Descriptions	17
Functional Description	20
Power-Up	21
Initialization After RESET (Without Voltage Ramp)	23
Power-Off	23
Uncontrolled Power-Off	24
Mode Register Definition	24
Mode Register Assignments and Definitions	24
ACTIVATE Command	35
Read and Write Access Modes	35
Burst READ Command	35
READs Interrupted by a READ	42
Burst WRITE Command	42
WRITEs Interrupted by a WRITE	45
BURST TERMINATE Command	45
Write Data Mask	47
PRECHARGE Command	48
READ Burst Followed by PRECHARGE	49
WRITE Burst Followed by PRECHARGE	50
Auto Precharge	51
READ Burst with Auto Precharge	51
WRITE Burst with Auto Precharge	52
SELF REFRESH Operation	54
Partial-Array Self Refresh – Bank Masking	56
MODE REGISTER READ	57
Temperature Sensor	59
DQ Calibration	61
MODE REGISTER WRITE Command	63
MRW RESET Command	63
MRW ZQ Calibration Commands	64
ZQ External Resistor Value, Tolerance, and Capacitive Loading	66
Power-Down	66
Deep Power-Down	73
Input Clock Frequency Changes and Stop Events	74
Input Clock Frequency Changes and Clock Stop with CKE LOW	74
Input Clock Frequency Changes and Clock Stop with CKE HIGH	75
NO OPERATION Command	75
Simplified Bus Interface State Diagram	75
Truth Tables	77
Electrical Specifications	85
Absolute Maximum Ratings	85
Input/Output Capacitance	85
Electrical Specifications – I _{DD} Specifications and Conditions	86
AC and DC Operating Conditions	89

AC and DC Logic Input Measurement Levels for Single-Ended Signals	91
V _{REF} Tolerances	92
Input Signal	93
AC and DC Logic Input Measurement Levels for Differential Signals	95
Single-Ended Requirements for Differential Signals	96
Differential Input Crosspoint Voltage	98
Input Slew Rate	99
Output Characteristics and Operating Conditions	99
Single-Ended Output Slew Rate	100
Differential Output Slew Rate	101
HSUL_12 Driver Output Timing Reference Load	104
Output Driver Impedance	104
Output Driver Impedance Characteristics with ZQ Calibration	105
Output Driver Temperature and Voltage Sensitivity	106
Output Impedance Characteristics Without ZQ Calibration	106
Clock Specification	109
^t CK(abs), ^t CH(abs), and ^t CL(abs)	110
Clock Period Jitter	110
Clock Period Jitter Effects on Core Timing Parameters	110
Cycle Time Derating for Core Timing Parameters	111
Clock Cycle Derating for Core Timing Parameters	111
Clock Jitter Effects on Command/Address Timing Parameters	111
Clock Jitter Effects on READ Timing Parameters	111
Clock Jitter Effects on WRITE Timing Parameters	112
Refresh Requirements	113
AC Timing	114
CA and CS# Setup, Hold, and Derating	120
Data Setup, Hold, and Slew Rate Derating	127
Revision History	134
Rev. H – 05/18	134
Rev. G – 07/17	134
Rev. F – 01/17	134
Rev. E – 04/16	134
Rev. D – 01/16	134
Rev. C – 12/15	134
Rev. B – 10/15	134
Rev. A – 07/15	134

List of Figures

Figure 1: 512Mb LPDDR2 Part Numbering	2
Figure 2: V _{DD1} Typical Self-Refresh Current vs. Temperature	13
Figure 3: V _{DD2} Typical Self-Refresh Current vs. Temperature	13
Figure 4: Single Rank, Single Channel Package Block Diagram	14
Figure 5: 134-Ball VFBGA – 10mm x 11.5mm (Package Code: BH)	15
Figure 6: 168-Ball WFBGA – 12mm x 12mm (Package Code: PA)	16
Figure 7: 134-Ball VFBGA (x32)	17
Figure 8: 168-Ball WFBGA – 12mm x 12mm	18
Figure 9: Functional Block Diagram	20
Figure 10: Voltage Ramp and Initialization Sequence	23
Figure 11: ACTIVATE Command	35
Figure 12: READ Output Timing – $t_{DQSCK}^{(MAX)}$	36
Figure 13: READ Output Timing – $t_{DQSCK}^{(MIN)}$	36
Figure 14: Burst READ – RL = 5, BL = 4, $t_{DQSCK} > t_{CK}$	37
Figure 15: Burst READ – RL = 3, BL = 8, $t_{DQSCK} < t_{CK}$	37
Figure 16: $t_{DQSCKDL}$ Timing	38
Figure 17: $t_{DQSCKDM}$ Timing	39
Figure 18: $t_{DQSCKDS}$ Timing	40
Figure 19: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4	41
Figure 20: Seamless Burst READ – RL = 3, BL = 4, $t_{CCD} = 2$	41
Figure 21: READ Burst Interrupt Example – RL = 3, BL = 8, $t_{CCD} = 2$	42
Figure 22: Data Input (WRITE) Timing	43
Figure 23: Burst WRITE – WL = 1, BL = 4	43
Figure 24: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4	44
Figure 25: Seamless Burst WRITE – WL = 1, BL = 4, $t_{CCD} = 2$	44
Figure 26: WRITE Burst Interrupt Timing – WL = 1, BL = 8, $t_{CCD} = 2$	45
Figure 27: Burst WRITE Truncated by BST – WL = 1, BL = 16	46
Figure 28: Burst READ Truncated by BST – RL = 3, BL = 16	47
Figure 29: Data Mask Timing	47
Figure 30: Write Data Mask – Second Data Bit Masked	48
Figure 31: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU($t_{RTP(MIN)}$) / t_{CK} = 2	49
Figure 32: READ Burst Followed by PRECHARGE – RL = 3, BL = 4, RU($t_{RTP(MIN)}$) / t_{CK} = 3	50
Figure 33: WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4	51
Figure 34: READ Burst with Auto Precharge – RL = 3, BL = 4, RU($t_{RTP(MIN)}$) / t_{CK} = 2	52
Figure 35: WRITE Burst with Auto Precharge – WL = 1, BL = 4	53
Figure 36: SELF REFRESH Operation	55
Figure 37: MRR Timing – RL = 3, $t_{MRR} = 2$	57
Figure 38: READ to MRR Timing – RL = 3, $t_{MRR} = 2$	58
Figure 39: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4	59
Figure 40: Temperature Sensor Timing	61
Figure 41: MR32 and MR40 DQ Calibration Timing – RL = 3, $t_{MRR} = 2$	62
Figure 42: MODE REGISTER WRITE Timing – RL = 3, $t_{MRW} = 5$	63
Figure 43: ZQ Timings	65
Figure 44: Power-Down Entry and Exit Timing	67
Figure 45: CKE Intensive Environment	67
Figure 46: REFRESH-to-REFRESH Timing in CKE Intensive Environments	67
Figure 47: READ to Power-Down Entry	68
Figure 48: READ with Auto Precharge to Power-Down Entry	69
Figure 49: WRITE to Power-Down Entry	70
Figure 50: WRITE with Auto Precharge to Power-Down Entry	71

Figure 51: REFRESH Command to Power-Down Entry	72
Figure 52: ACTIVATE Command to Power-Down Entry	72
Figure 53: PRECHARGE Command to Power-Down Entry	72
Figure 54: MRR Command to Power-Down Entry	73
Figure 55: MRW Command to Power-Down Entry	73
Figure 56: Deep Power-Down Entry and Exit Timing	74
Figure 57: Simplified Bus Interface State Diagram	76
Figure 58: V _{REF} DC Tolerance and V _{REF} AC Noise Limits	92
Figure 59: LPDDR2-466 to LPDDR2-1066 Input Signal	93
Figure 60: LPDDR2-200 to LPDDR2-400 Input Signal	94
Figure 61: Differential AC Swing Time and t ^D VAC	95
Figure 62: Single-Ended Requirements for Differential Signals	97
Figure 63: V _{IX} Definition	98
Figure 64: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#	99
Figure 65: Single-Ended Output Slew Rate Definition	100
Figure 66: Differential Output Slew Rate Definition	102
Figure 67: Overshoot and Undershoot Definition	103
Figure 68: HSUL_12 Driver Output Reference Load for Timing and Slew Rate	104
Figure 69: Output Driver	105
Figure 70: Output Impedance = 240 Ohms, I-V Curves After ZQRESET	108
Figure 71: Output Impedance = 240 Ohms, I-V Curves After Calibration	108
Figure 72: Command Input Setup and Hold Timing	120
Figure 73: Typical Slew Rate and t ^V AC – t ^I S for CA and CS# Relative to Clock	123
Figure 74: Typical Slew Rate – t ^I H for CA and CS# Relative to Clock	124
Figure 75: Tangent Line – t ^I S for CA and CS# Relative to Clock	125
Figure 76: Tangent Line – t ^I H for CA and CS# Relative to Clock	126
Figure 77: Typical Slew Rate and t ^V AC – t ^D S for DQ Relative to Strobe	130
Figure 78: Typical Slew Rate – t ^D H for DQ Relative to Strobe	131
Figure 79: Tangent Line – t ^D S for DQ with Respect to Strobe	132
Figure 80: Tangent Line – t ^D H for DQ with Respect to Strobe	133

List of Tables

Table 1: Key Timing Parameters	1
Table 2: Single Channel S4 Configuration Addressing	2
Table 3: Package Codes and Descriptions	2
Table 4: 16 Meg x 32 I _{DD} Specifications	11
Table 5: I _{DD6} Partial-Array Self Refresh Current	12
Table 6: Ball/Pad Descriptions	19
Table 7: Initialization Timing Parameters	23
Table 8: Power-Off Timing	24
Table 9: Mode Register Assignments	25
Table 10: MR0 Device Information (MA[7:0] = 00h)	26
Table 11: MR0 Op-Code Bit Definitions	26
Table 12: MR1 Device Feature 1 (MA[7:0] = 01h)	26
Table 13: MR1 Op-Code Bit Definitions	27
Table 14: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)	27
Table 15: No-Wrap Restrictions	28
Table 16: MR2 Device Feature 2 (MA[7:0] = 02h)	28
Table 17: MR2 Op-Code Bit Definitions	29
Table 18: MR3 I/O Configuration 1 (MA[7:0] = 03h)	29
Table 19: MR3 Op-Code Bit Definitions	29
Table 20: MR4 Device Temperature (MA[7:0] = 04h)	29
Table 21: MR4 Op-Code Bit Definitions	30
Table 22: MR5 Basic Configuration 1 (MA[7:0] = 05h)	30
Table 23: MR5 Op-Code Bit Definitions	30
Table 24: MR6 Basic Configuration 2 (MA[7:0] = 06h)	31
Table 25: MR6 Op-Code Bit Definitions	31
Table 26: MR7 Basic Configuration 3 (MA[7:0] = 07h)	31
Table 27: MR7 Op-Code Bit Definitions	31
Table 28: MR8 Basic Configuration 4 (MA[7:0] = 08h)	31
Table 29: MR8 Op-Code Bit Definitions	31
Table 30: MR9 Test Mode (MA[7:0] = 09h)	32
Table 31: MR10 Calibration (MA[7:0] = 0Ah)	32
Table 32: MR10 Op-Code Bit Definitions	32
Table 33: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)	33
Table 34: MR16 PASR Bank Mask (MA[7:0] = 010h)	33
Table 35: MR16 Op-Code Bit Definitions	33
Table 36: MR17 PASR Segment Mask (MA[7:0] = 011h)	33
Table 37: Reserved Mode Registers	34
Table 38: MR63 RESET (MA[7:0] = 3Fh) – MRW Only	34
Table 39: Bank Selection for PRECHARGE by Address Bits	48
Table 40: PRECHARGE and Auto Precharge Clarification	53
Table 41: Temperature Sensor Definitions and Operating Conditions	60
Table 42: Data Calibration Pattern Description	62
Table 43: Truth Table for MRR and MRW	63
Table 44: Command Truth Table	77
Table 45: CKE Truth Table	78
Table 46: Current State Bank <i>n</i> to Command to Bank <i>n</i> Truth Table	79
Table 47: Current State Bank <i>n</i> to Command to Bank <i>m</i> Truth Table	81
Table 48: DM Truth Table	84
Table 49: Absolute Maximum DC Ratings	85
Table 50: Input/Output Capacitance	85

Table 51: Switching for CA Input Signals	86
Table 52: Switching for I _{DD4R}	87
Table 53: Switching for I _{DD4W}	87
Table 54: I _{DD} Specification Parameters and Operating Conditions	88
Table 55: Recommended DC Operating Conditions	89
Table 56: Input Leakage Current	90
Table 57: Operating Temperature Range	90
Table 58: Single-Ended AC and DC Input Levels for CA and CS# Inputs	91
Table 59: Single-Ended AC and DC Input Levels for CKE	91
Table 60: Single-Ended AC and DC Input Levels for DQ and DM	91
Table 61: Differential AC and DC Input Levels	95
Table 62: CK/CK# and DQS/DQS# Time Requirements Before Ringback (^t DVAC)	96
Table 63: Single-Ended Levels for CK, CK#, DQS, DQS#	97
Table 64: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)	98
Table 65: Differential Input Slew Rate Definition	99
Table 66: Single-Ended AC and DC Output Levels	99
Table 67: Differential AC and DC Output Levels	100
Table 68: Single-Ended Output Slew Rate Definition	100
Table 69: Single-Ended Output Slew Rate	100
Table 70: Differential Output Slew Rate Definition	101
Table 71: Differential Output Slew Rate	102
Table 72: AC Overshoot/Ubershoot Specification	102
Table 73: Output Driver DC Electrical Characteristics with ZQ Calibration	105
Table 74: Output Driver Sensitivity Definition	106
Table 75: Output Driver Temperature and Voltage Sensitivity	106
Table 76: Output Driver DC Electrical Characteristics Without ZQ Calibration	106
Table 77: I-V Curves	107
Table 78: Definitions and Calculations	109
Table 79: ^t CK(abs), ^t CH(abs), and ^t CL(abs) Definitions	110
Table 80: Refresh Requirement Parameters (Per Density)	113
Table 81: AC Timing	114
Table 82: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	121
Table 83: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	121
Table 84: Derating Values for AC/DC-Based ^t IS/ ^t IH (AC220)	122
Table 85: Derating Values for AC/DC-Based ^t IS/ ^t IH (AC300)	122
Table 86: Required Time for Valid Transition – ^t VAC > V _{IH(AC)} and < V _{IL(AC)}	122
Table 87: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	127
Table 88: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	128
Table 89: Derating Values for AC/DC-Based ^t DS/ ^t DH (AC220)	128
Table 90: Derating Values for AC/DC-Based ^t DS/ ^t DH (AC300)	129
Table 91: Required Time for Valid Transition – ^t VAC > V _{IH(AC)} or < V _{IL(AC)}	129

Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.

General Description

The 512Mb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. The LPDDR2-S4 device is internally configured as an four-bank DRAM. Each of the x32's 134,217,728-bit banks is organized as 8192 rows by 512 columns by 32 bits.

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

V_{REF} indicates V_{REFCA} and V_{REFDQ} .

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

I_{DD} Specifications

Table 4: 16 Meg x 32 I_{DD} Specifications

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

Parameter	Supply	Speed Grade	Unit
		-1D	
I _{DD01}	V _{DD1}	6	mA
I _{DD02}	V _{DD2}	30	
I _{DD0,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD2P1}	V _{DD1}	0.6	mA
I _{DD2P2}	V _{DD2}	1.6	
I _{DD2P,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD2PS1}	V _{DD1}	0.6	mA
I _{DD2PS2}	V _{DD2}	1.6	
I _{DD2PS,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD2N1}	V _{DD1}	0.6	mA
I _{DD2N2}	V _{DD2}	20	
I _{DD2N,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD2NS1}	V _{DD1}	0.6	mA
I _{DD2NS2}	V _{DD2}	12	
I _{DD2NS,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD3P1}	V _{DD1}	1.4	mA
I _{DD3P2}	V _{DD2}	5	
I _{DD3P,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD3PS1}	V _{DD1}	1.4	mA
I _{DD3PS2}	V _{DD2}	5	
I _{DD3PS,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD3N1}	V _{DD1}	1.5	mA
I _{DD3N2}	V _{DD2}	22	
I _{DD3N,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD3NS1}	V _{DD1}	1.5	mA
I _{DD3NS2}	V _{DD2}	14	
I _{DD3NS,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD4R1}	V _{DD1}	2	mA
I _{DD4R2}	V _{DD2}	180	
I _{DD4R,in}	V _{DDCA}	2	
I _{DD4W1}	V _{DD1}	2	mA
I _{DD4W2}	V _{DD2}	200	
I _{DD4W,in}	V _{DDCA} + V _{DDQ}	1	

Table 4: 16 Meg x 32 I_{DD} Specifications (Continued)

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V



Parameter	Supply	Speed Grade	Unit
		-1D	
I _{DD51}	V _{DD1}	20	mA
I _{DD52}	V _{DD2}	70	
I _{DD5,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD5AB1}	V _{DD1}	2	mA
I _{DD5AB2}	V _{DD2}	23	
I _{DD5AB,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD61}	V _{DD1}	—	See Table 5
I _{DD62}	V _{DD2}	—	
I _{DD6,in}	V _{DDCA} + V _{DDQ}	—	
I _{DD81}	V _{DD1}	0.05	mA
I _{DD82}	V _{DD2}	0.05	
I _{DD8,in}	V _{DDCA} + V _{DDQ}	0.02	

Table 5: I_{DD6} Partial-Array Self Refresh Current

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V


PASR	Supply	Value (-40°C to +85°C)	Value (+85°C to +105°C)	Value (+105°C to +125°C)	Unit
Full array	V _{DD1}	230	2100	—	µA
	V _{DD2}	700	4400	—	
	V _{DDi}	20	20	—	
1/2 array	V _{DD1}	200	2000	—	
	V _{DD2}	500	2900	—	
	V _{DDi}	20	20	—	
1/4 array	V _{DD1}	190	1800	—	
	V _{DD2}	400	2000	—	
	V _{DDi}	20	20	—	
1/8 array	V _{DD1}	185	1700	—	
	V _{DD2}	360	1800	—	
	V _{DDi}	20	20	—	

- Notes:
1. LPDDR2-S4 SDRAM devices support both bank-masking and segment-masking. I_{DD6} PASR currents are measured using bank-masking only.
 2. When T_C > 105°C: self-refresh mode is not available.

Figure 2: V_{DD1} Typical Self-Refresh Current vs. Temperature**Figure 3: V_{DD2} Typical Self-Refresh Current vs. Temperature**

Package Block Diagrams

Figure 4: Single Rank, Single Channel Package Block Diagram



Package Dimensions

Figure 5: 134-Ball VFBGA – 10mm x 11.5mm (Package Code: BH)






Figure 6: 168-Ball WFBGA – 12mm x 12mm (Package Code: PA)




Ball Assignments and Descriptions

Figure 7: 134-Ball VFBGA (x32)



- Notes:
1. CS1#, CKE1, and ZQ1 are reserved for the second rank use.
 2. V_{DDCA} is unnecessary. F1, H1, and N2 pins are no care of the external connection.

Figure 8: 168-Ball WFBGA – 12mm x 12mm


- Notes:
1. Ball AC9 may be V_{SS} or left unconnected.
 2. Balls labeled NC = no connect; however, they can be connected together internally.
 3. CS1# and CKE1 are reserved for the second rank use.
 4. V_{DDCA} is unnecessary. U2, W2, and CA8 pins are no care of the external connection.

Table 6: Ball/Pad Descriptions

Symbol	Type	Description
CA[9:0]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE[1:0]	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS[1:0]#	Input	Chip select: CS# is considered part of the command code and is sampled at the rising edge of CK.
DM[3:0]	Input	Input data mask: DM is an input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ[31:0]	I/O	Data input/output: Bidirectional data bus.
DQS[3:0], DQS[3:0]#	I/O	Data strobe: The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, respectively.
V _{DDQ}	Supply	DQ power supply: Isolated on the die for improved noise immunity.
V _{SQ}	Supply	DQ ground: Isolated on the die for improved noise immunity.
V _{DDCA}	Supply	Command/address power supply: Command/address power supply.
V _{SSCA}	Supply	Command/address ground: Isolated on the die for improved noise immunity.
V _{DD1}	Supply	Core power: Supply 1.
V _{DD2}	Supply	Core power: Supply 2.
V _{SS}	Supply	Common ground
V _{REFCA} , V _{REFDQ}	Supply	Reference voltage: V _{REFCA} is reference for command/address input buffers, V _{REFDQ} is reference for DQ input buffers.
ZQ	Reference	External impedance (240 ohm): This signal is used to calibrate the device output impedance.
DNU	-	Do not use: Must be grounded or left floating.
NC	-	No connect: Not internally connected.
(NC)	-	No connect: Balls indicated as (NC) are no connects, however, they could be connected together internally.

Note: 1. CS1# and CKE1 are reserved for the second rank use.

Functional Description


Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a $4n$ prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

Figure 9: Functional Block Diagram



Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 10 (page 23)). Power-up and initialization by means other than those specified will result in undefined operation.

1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration t^{INIT0} (Tb - Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any of V_{SS} , V_{SSQ} , and V_{SSCA} pins must not exceed 100mV.

Voltage Ramp Completion

After Ta is reached:

- V_{DD1} must be greater than $V_{DD2} - 200mV$
- V_{DD1} and V_{DD2} must be greater than $V_{DDCA} - 200mV$
- V_{DD1} and V_{DD2} must be greater than $V_{DDQ} - 200mV$
- V_{REF} must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least $t^{INIT1} = 100ns$, after which CKE can be asserted HIGH. The clock must be stable at least $t^{INIT2} = 5 \times t^{CK}$ prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements (t^{IS} , t^{IH}) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for t^{CKb} (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, t^{DQSCK}) could have relaxed timings (such as t^{DQSCKb}) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least $t^{INIT3} = 200\mu s$ (Td).

2. RESET Command

After t^{INIT3} is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command.

Wait at least t^{INIT4} while keeping CKE asserted and issuing NOP commands.

3. MRRs and Device Auto Initialization (DAI) Polling

After t_{INIT4} is satisfied (T_e), only MRR commands and power-down entry/exit commands are supported. After T_e , CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of t_{INIT5} , or until the DAI bit is set, before proceeding.

Because the memory output buffers are not properly configured by T_e , some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (T_f). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than t_{INIT5} after the RESET command. The controller must wait at least t_{INIT5} or until the DAI bit is set before proceeding.

4. ZQ Calibration


After t_{INIT5} (T_f), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after t_{ZQINIT} .

5. Normal Operation

After (T_g), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After T_g , the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 75).

Figure 10: Voltage Ramp and Initialization Sequence


Note: 1. High-Z on the CA bus indicates valid NOP.

Table 7: Initialization Timing Parameters

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0	–	20	ms	Maximum voltage ramp time
tINIT1	100	–	ns	Minimum CKE LOW time after completion of voltage ramp
tINIT2	5	–	^t CK	Minimum stable clock before first CKE HIGH
tINIT3	200	–	μs	Minimum idle time after first CKE assertion
tINIT4	1	–	μs	Minimum idle time after RESET command
tINIT5	–	10	μs	Maximum duration of device auto initialization
tZQINIT	1	–	μs	ZQ initial calibration (S4 devices only)
^t CKb	18	100	ns	Clock cycle time during boot

Note: 1. The ^tINIT0 maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding ^tINIT0 MAX, please contact the factory.

Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

Power-Off

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$); all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during the power-off sequence to avoid latchup.

T_x is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

T_z is the point where all power supplies are below 300mV. After T_z , the device is powered off.

Required Power Supply Conditions Between T_x and T_z :

- V_{DD1} must be greater than $V_{DD2} - 200\text{mV}$
- V_{DD1} must be greater than $V_{DDCA} - 200\text{mV}$
- V_{DD1} must be greater than $V_{DDQ} - 200\text{mV}$
- V_{REF} must always be less than all other supply voltages

The voltage difference between V_{SS} , V_{SSQ} , and V_{SSCA} must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off

When an uncontrolled power-off occurs, the following conditions must be met:

- At T_x , when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After T_z (the point at which all power supplies first reach 300mV), the device must power off. The time between T_x and T_z must not exceed t_{POFF} . During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than $0.5 \text{ V}/\mu\text{s}$ between T_x and T_z .

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 8: Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	t_{POFF}	-	2	sec

Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write to a register. An “R” in the access column of the mode register assignment table indicates read-only; a “W” indicates write-only; “R/W” indicates read or write capable or enabled.

Table 9: Mode Register Assignments

Notes 1–5 apply to all parameters and conditions

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link						
0	00h	Device info	R	RFU		RZQI		DNVI	DI	DAI	go to MR0							
1	01h	Device feature 1	W	<i>n</i> WR (for AP)		WC	BT	BL			go to MR1							
2	02h	Device feature 2	W	RFU			RL and WL			go to MR2								
3	03h	I/O config-1	W	RFU			DS			go to MR3								
4	04h	SDRAM refresh rate	R	TUF	RFU			Refresh rate			go to MR4							
5	05h	Basic config-1	R	LPDDR2 Manufacturer ID							go to MR5							
6	06h	Basic config-2	R	Revision ID1							go to MR6							
7	07h	Basic config-3	R	Revision ID2							go to MR7							
8	08h	Basic config-4	R	I/O width	Density			Type			go to MR8							
9	09h	Test mode	W	Vendor-specific test mode							go to MR9							
10	0Ah	I/O calibration	W	Calibration code							go to MR10							
11–15	0Bh ≈ 0Fh	Reserved	–	RFU							go to MR11							
16	10h	PASR_Bank	W	Bank mask							go to MR16							
17	11h	PASR_Seg	W	Segment mask							go to MR17							
18–19	12h–13h	Reserved	–	RFU							go to MR18							
20–31	14h–1Fh	Reserved for NVM							MR20–MR30									
32	20h	DQ calibration pattern A	R	See Table 42 (page 62).							go to MR32							
33–39	21h–27h	Do not use	–								go to MR33							
40	28h	DQ calibration pattern B	R	See Table 42 (page 62).							go to MR40							
41–47	29h–2Fh	Do not use	–								go to MR41							
48–62	30h–3Eh	Reserved	–	RFU							go to MR48							
63	3Fh	RESET	W	X							go to MR63							
64–126	40h–7Eh	Reserved	–	RFU							go to MR64							
127	7Fh	Do not use	–								go to MR127							
128–190	80h–BEh	Reserved for vendor use	–	RVU							go to MR128							
191	BFh	Do not use	–								go to MR191							
192–254	C0h–FEh	Reserved for vendor use	–	RVU							go to MR192							
255	FFh	Do not use	–								go to MR255							

- Notes:
1. RFU bits must be set to 0 during MRW.
 2. RFU bits must be read as 0 during MRR.
 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
 4. RFU mode registers must not be written.
 5. WRITEs to read-only registers must have no impact on the functionality of the device.