imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





EFM32 Giant Gecko Series 1 Family EFM32GG11 Family Data Sheet



EFM32GG11 includes a powerful 32-bit ARM[®] Cortex[®]-M4 and provides robust security via a unique cryptographic hardware engine supporting AES, ECC, SHA, and True Random Number Generator (TRNG). New features include an SD/MMC/SDIO controller, Octal/Quad-SPI memory controller, 10/100 Ethernet MAC, CAN bus controller, highly robust capacitive sensing, enhanced alpha blending graphics engine, and LESENSE/PCNT enhancements for smart energy meters. These features, combined with ultra-low current active mode and short wake-up time from energy-saving modes, make EFM32GG11 microcontrollers well suited for any battery-powered application, as well as other systems requiring high performance and low-energy consumption.

Example applications:

- · Smart energy meters
- Industrial and factory automation
- · Home automation and security
- Mid- and high-tier wearables
- IoT devices

- ARM Cortex-M4 at 72 MHz
- Ultra low energy operation
 - 80 µA/MHz in Energy Mode 0 (EM0)
 - 2.1 µA EM2 Deep Sleep current (RTCC running with state and RAM retention)
- Octal/Quad-SPI memory interface w/ XIP
- SD/MMC/SDIO Host Controller
- 10/100 Ethernet MAC with 802.3az EEE, IEEE1588
- Dual CAN 2.0 Bus Controller
- Crystal-free low-energy USB
- Hardware cryptographic engine supports AES, ECC, SHA, and TRNG
- Robust capacitive touch sense
- Footprint compatible with select EFM32
 packages
- 5 V tolerant I/O



1. Feature List

The EFM32GG11 highlighted features are listed below.

- ARM Cortex-M4 CPU platform
 - High performance 32-bit processor @ up to 72 MHz
 - DSP instruction support and Floating Point Unit
 - Memory Protection Unit
 - Wake-up Interrupt Controller
- Flexible Energy Management System
 - + 80 $\mu\text{A}/\text{MHz}$ in Active Mode (EM0)
 - 2.1 µA EM2 Deep Sleep current (16 kB RAM retention and RTCC running from LFRCO)
- Integrated DC-DC buck converter
- Up to 2048 kB flash program memory
 - Dual-bank with read-while-write support
- Up to 512 kB RAM data memory
 - 256 kB with ECC (SEC-DED)
- Octal/Quad-SPI Flash Memory Interface
 - Supports 3 V and 1.8 V memories
 - 1/2/4/8-bit data bus
 - Quad-SPI Execute In Place (XIP)
- Communication Interfaces
 - Low-energy Universal Serial Bus (USB) with Device and Host support
 - Fully USB 2.0 compliant
 - On-chip PHY and embedded 5V to 3.3V regulator
 - · Crystal-free Device mode operation
 - Patent-pending Low-Energy Mode (LEM)
 - SD/MMC/SDIO Host Controller
 - SD v3.01, SDIO v3.0 and MMC v4.51
 - 1/4/8-bit bus width
 - 10/100 Ethernet MAC with MII/RMII interface
 - IEEE1588-2008 precision time stamping
 - Energy Efficient Ethernet (802.3az)
 - Up to 2× CAN Bus Controller
 - Version 2.0A and 2.0B up to 1 Mbps
 - 6× Universal Synchronous/Asynchronous Receiver/ Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
 - · Triple buffered full/half-duplex operation with flow control
 - Ultra high speed (36 MHz) operation on one instance
 - 2× Universal Asynchronous Receiver/ Transmitter
 - 2× Low Energy UART
 - Autonomous operation with DMA in Deep Sleep Mode
 - 3× I²C Interface with SMBus support
 - Address recognition in EM3 Stop Mode

- Up to 144 General Purpose I/O Pins
 - Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
 - Configurable peripheral I/O locations
 - 5 V tolerance on select pins
 - Asynchronous external interrupts
 - · Output state retention and wake-up from Shutoff Mode
- Up to 24 Channel DMA Controller
- Up to 24 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- External Bus Interface for up to 4x256 MB of external memory mapped space
 - TFT Controller with Direct Drive
 - Per-pixel alpha-blending engine
- Hardware Cryptography
 - AES 128/256-bit keys
 - ECC B/K163, B/K233, P192, P224, P256
 - SHA-1 and SHA-2 (SHA-224 and SHA-256)
 - True Random Number Generator (TRNG)
- Hardware CRC engine
 - Single-cycle computation with 8/16/32-bit data and 16-bit (programmable)/32-bit (fixed) polynomial
- Security Management Unit (SMU)
 - · Fine-grained access control for on-chip peripherals
- Integrated Low-energy LCD Controller with up to 8×36 segments
 - · Voltage boost, contrast and autonomous animation
 - Patented low-energy LCD driver
- Backup Power Domain
 - RTCC and retention registers in a separate power domain, available down to energy mode EM4H
 - Operation from backup battery when main power absent/ insufficient
- Ultra Low-Power Precision Analog Peripherals
 - 2× 12-bit 1 Msamples/s Analog to Digital Converter (ADC)
 - · On-chip temperature sensor
 - 2× 12-bit 500 ksamples/s Digital to Analog Converter (VDAC)
 - Digital to Analog Current Converter (IDAC)
 - Up to 4× Analog Comparator (ACMP)
 - Up to 4× Operational Amplifier (OPAMP)
 - Robust current-based capacitive sensing with up to 64 inputs and wake-on-touch (CSEN)
 - Up to 108 GPIO pins are analog-capable. Flexible analog peripheral-to-pin routing via Analog Port (APORT)
 - Supply Voltage Monitor

Timers/Counters

- 7× 16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels (4 + 4 on one timer instance)
 - Dead-Time Insertion on several timer instances
- 4× 32-bit Timer/Counter
- 32-bit Real Time Counter and Calendar (RTCC)
- 24-bit Real Time Counter (RTC)
- 32-bit Ultra Low Energy CRYOTIMER for periodic wakeup from any Energy Mode
- 2× 16-bit Low Energy Timer for waveform generation
- 3× 16-bit Pulse Counter with asynchronous operation
- 2× Watchdog Timer with dedicated RC oscillator

Low Energy Sensor Interface (LESENSE)

- Autonomous sensor monitoring in Deep Sleep Mode
- Wide range of sensors supported, including LC sensors and capacitive buttons
- Up to 16 inputs
- Ultra efficient Power-on Reset and Brown-Out Detector
- Debug Interface
 - 2-pin Serial Wire Debug interface
 - 1-pin Serial Wire Viewer
 - 4-pin JTAG interface
 - Embedded Trace Macrocell (ETM)

Pre-Programmed USB/UART Bootloader

Wide Operating Range

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 $^\circ C$ to 85 $^\circ C$ $T_{AMB})$ and Extended (-40 $^\circ C$ to 125 $^\circ C$ $T_J)$ temperature grades available
- Packages
 - QFN64 (9x9 mm)
 - TQFP64 (10x10 mm)
 - TQFP100 (14x14 mm)
 - BGA112 (10x10 mm)
 - BGA120 (7x7 mm)
 - BGA152 (8x8 mm)
 - BGA192 (7x7mm)

2. Ordering Information

Table 2.1. Ordering Information

			Converter		it							
	Flash	RAM	ပ-ဝင	SB	therne	SPI	OIC	g	0010		T D	
Ordering Code	(кв)	(КВ)	ŏ	ے بر	Ш 	ð	م ا		GPIO	Раскаде	Temp Range	
EFM32GG11B820F2048GL192-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	144	BGA192	-40 to +85°C	
EFM32GG11B840F1024GL192-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	144	BGA192	-40 to +85°C	
EFM32GG11B820F2048GL152-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	121	BGA152	-40 to +85°C	
EFM32GG11B820F2048IL152-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	121	BGA152	-40 to +125°C	
EFM32GG11B840F1024GL152-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	121	BGA152	-40 to +85°C	
EFM32GG11B840F1024IL152-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	121	BGA152	-40 to +125°C	
EFM32GG11B820F2048GL120-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	95	BGA120	-40 to +85°C	
EFM32GG11B820F2048IL120-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	95	BGA120	-40 to +125°C	
EFM32GG11B840F1024GL120-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	95	BGA120	-40 to +85°C	
EFM32GG11B840F1024IL120-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	95	BGA120	-40 to +125°C	
EFM32GG11B820F2048GQ100-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	80	QFP100	-40 to +85°C	
EFM32GG11B820F2048IQ100-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	80	QFP100	-40 to +125°C	
EFM32GG11B840F1024GQ100-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	80	QFP100	-40 to +85°C	
EFM32GG11B840F1024IQ100-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	80	QFP100	-40 to +125°C	
EFM32GG11B820F2048GQ64-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	47	QFP64	-40 to +85°C	
EFM32GG11B820F2048GM64-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	50	QFN64	-40 to +85°C	
EFM32GG11B820F2048IQ64-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	47	QFP64	-40 to +125°C	
EFM32GG11B820F2048IM64-A	2048	512	Yes	Yes	Yes	Yes	Yes	Yes	50	QFN64	-40 to +125°C	
EFM32GG11B840F1024GQ64-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	47	QFP64	-40 to +85°C	
EFM32GG11B840F1024GM64-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	50	QFN64	-40 to +85°C	
EFM32GG11B840F1024IQ64-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	47	QFP64	-40 to +125°C	
EFM32GG11B840F1024IM64-A	1024	512	Yes	Yes	Yes	Yes	Yes	Yes	50	QFN64	-40 to +125°C	
EFM32GG11B520F2048GL120-A	2048	512	Yes	No	No	No	No	Yes	95	BGA120	-40 to +85°C	
EFM32GG11B510F2048GL120-A	2048	384	Yes	No	No	No	No	Yes	95	BGA120	-40 to +85°C	
EFM32GG11B520F2048IL120-A	2048	512	Yes	No	No	No	No	Yes	95	BGA120	-40 to +125°C	
EFM32GG11B510F2048IL120-A	2048	384	Yes	No	No	No	No	Yes	95	BGA120	-40 to +125°C	
EFM32GG11B520F2048GQ100-A	2048	512	Yes	No	No	No	No	Yes	83	QFP100	-40 to +85°C	
EFM32GG11B510F2048GQ100-A	2048	384	Yes	No	No	No	No	Yes	83	QFP100	-40 to +85°C	
EFM32GG11B520F2048IQ100-A	2048	512	Yes	No	No	No	No	Yes	83	QFP100	-40 to +125°C	
EFM32GG11B510F2048IQ100-A	2048	384	Yes	No	No	No	No	Yes	83	QFP100	-40 to +125°C	

Ordering Code	Flash	RAM	C-DC Converter	SB	thernet	SPI	OIO	cD		Destroye	Toma Bongo
	(KD)	(KD)			Ú Na	Ø	0 Na		GPIO		
EFM32GG11B520F2048GQ04-A	2040	204	Yes	No	No	No	No	Yes	50		-40 to +85°C
EFM32GG11B510F2048GQ04-A	2040	512	Voo	No	No	No	No	Voo	50		-40 to +95°C
EFM32GG11B520F2048GM04-A	2040	204	Voo	No	No	No	No	Voo	53		-40 to +85°C
EFM32GG11B510F2048GM04-A	2040	512	Voo	No	No	No	No	Voo	50		-40 10 + 05 C
EFM32GG11B520F2046lQ04-A	2040	204	Yes	No	No	No	No	Yes	50		-40 to +125 C
EFM32GG11B510F2046lQ04-A	2040	540	Yes	No	No	No	No	Yes	50		-40 to +125 C
EFM32GG11B520F2048IM64-A	2048	512	Yes	No	NO	No	NO	Yes	53		-40 to +125 C
EFM32GG11B510F2048IM64-A	2048	384	res	NO	NO	NO	NO	res	53		-40 to +125°C
EFM32GG11B420F2048GL120-A	2048	512	NO	Yes	Yes	Yes	Yes	Yes	93	BGA120	-40 to +85°C
EFM32GG11B420F2048IL120-A	2048	512	NO	Yes	Yes	Yes	Yes	Yes	93	BGA120	-40 to +125°C
EFM32GG11B420F2048GL112-A	2048	512	NO	Yes	Yes	Yes	Yes	Yes	87	BGA112	-40 to +85°C
EFM32GG11B420F2048IL112-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	87	BGA112	-40 to +125°C
EFM32GG11B420F2048GQ100-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	83	QFP100	-40 to +85°C
EFM32GG11B420F2048IQ100-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	83	QFP100	-40 to +125°C
EFM32GG11B420F2048GQ64-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	50	QFP64	-40 to +85°C
EFM32GG11B420F2048GM64-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	53	QFN64	-40 to +85°C
EFM32GG11B420F2048IQ64-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	50	QFP64	-40 to +125°C
EFM32GG11B420F2048IM64-A	2048	512	No	Yes	Yes	Yes	Yes	Yes	53	QFN64	-40 to +125°C
EFM32GG11B320F2048GL112-A	2048	512	No	No	No	No	No	Yes	90	BGA112	-40 to +85°C
EFM32GG11B310F2048GL112-A	2048	384	No	No	No	No	No	Yes	90	BGA112	-40 to +85°C
EFM32GG11B320F2048GQ100-A	2048	512	No	No	No	No	No	Yes	86	QFP100	-40 to +85°C
EFM32GG11B310F2048GQ100-A	2048	384	No	No	No	No	No	Yes	86	QFP100	-40 to +85°C
EFM32GG11B120F2048GQ64-A	2048	512	No	No	No	No	No	No	53	QFP64	-40 to +85°C
EFM32GG11B110F2048GQ64-A	2048	384	No	No	No	No	No	No	53	QFP64	-40 to +85°C
EFM32GG11B120F2048GM64-A	2048	512	No	No	No	No	No	No	56	QFN64	-40 to +85°C
EFM32GG11B110F2048GM64-A	2048	384	No	No	No	No	No	No	56	QFN64	-40 to +85°C
EFM32GG11B120F2048IQ64-A	2048	512	No	No	No	No	No	No	53	QFP64	-40 to +125°C
EFM32GG11B110F2048IQ64-A	2048	384	No	No	No	No	No	No	53	QFP64	-40 to +125°C
EFM32GG11B120F2048IM64-A	2048	512	No	No	No	No	No	No	56	QFN64	-40 to +125°C
EFM32GG11B110F2048IM64-A	2048	384	No	No	No	No	No	No	56	QFN64	-40 to +125°C



Figure 2.1. Ordering Code Key

Table of Contents

1.	Feature List	. 2
2.	Ordering Information	. 4
3.	System Overview	11
	3.1 Introduction.	.11
	3.2 Power	.12 .12 .12 .12
	3.2.4 EM2 and EM3 Power Domains	.13
	3.3 General Purpose Input/Output (GPIO).	.13
	3.4 Clocking. <	.13 .13 .14
	3.5 Counters/Timers and PWM .	.14 .14
	3.5.2 Wide Timer/Counter (WTIMER) 3.5.3 Real Time Counter and Calendar (RTCC) 3.5.4 Low Energy Timer (LETIMER) 3.5.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 3.5.6 Pulse Counter (PCNT)	.14 .14 .14 .14 .14
	 3.5.7 Watchdog Timer (WDOG). 3.6 Communications and Other Digital Peripherals. 3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). 	.15 .15 .15
	3.6.2 Universal Asynchronous Receiver/Transmitter (UART)	.15 .15
	3.6.4 Inter-Integrated Circuit Interface (I ² C)	.15 .15 .16 .16
	3.6.8 Universal Serial Bus (USB)	.16 .16 .16 .16
	3.7 Security Features. 3.7.1 GPCRC (General Purpose Cyclic Redundancy Check) 3.7.2 Crypto Accelerator (CRYPTO) 3.7.3 True Random Number Generator (TRNG)	.17 .17 .17 .17 .17
	3.7.4 Security Management Unit (SMU) 3.8 Analog 3.8 Analog Port (APORT) 3.8.1 Analog Port (APORT) 3.8.2 Analog Comparator (ACMP) 3.8.3 Analog to Digital Converter (ADC)	.17 .17 .17 .17 .17 .17

	3.8.4 Capacitive Sense (CSEN).	•	.18
	3.8.5 Digital to Analog Current Converter (IDAC)	•	.18
	3.8.6 Digital to Analog Converter (VDAC)	•	.18
	3.8.7 Operational Amplifiers	•	.18
	3.8.8 Liquid Crystal Display Driver (LCD).	•	.18
	3.9 Reset Management Unit (RMU)		.18
	3.10 Core and Memory		.18
	3.10.1 Processor Core		.18
	3.10.2 Memory System Controller (MSC)		.19
	3.10.3 Linked Direct Memory Access Controller (LDMA)		.19
	3.10.4 Bootloader		.19
	3.11 Memory Map		.20
	3.12 Configuration Summary		.22
4.	Electrical Specifications		23
	4.1 Electrical Characteristics		23
	4.1.1 Absolute Maximum Ratings	•	.20
	4.1.2 Operating Conditions	•	25
	4.1.3 Thermal Characteristics	•	.20
	4 1 4 DC-DC Converter	•	28
	4 1 5 5V Regulator	•	.20
	4 1 6 Backup Supply Domain	•	.00
	4.1.7 Current Consumption		.32
	4.1.8 Wake Up Times		.39
	4.1.9 Brown Out Detector (BOD)		.40
	4.1.10 Oscillators		.41
	4.1.11 Flash Memory Characteristics	_	.48
	4.1.12 General-Purpose I/O (GPIO)		.49
	4.1.13 Voltage Monitor (VMON).		.51
	4.1.14 Analog to Digital Converter (ADC)		.52
	4.1.15 Analog Comparator (ACMP)		.54
	4.1.16 Digital to Analog Converter (VDAC)		.57
	4.1.17 Current Digital to Analog Converter (IDAC)		.60
	4.1.18 Capacitive Sense (CSEN)		.62
	4.1.19 Operational Amplifier (OPAMP)		.64
	4.1.20 LCD Driver		.67
	4.1.21 Pulse Counter (PCNT)		.68
	4.1.22 Analog Port (APORT).		.68
	4.1.23 I2C		.69
	4.1.24 USART SPI		.72
	4.1.25 External Bus Interface (EBI)		.75
	4.1.26 Ethernet (ETH)	•	.84
	4.1.27 Serial Data I/O Host Controller (SDIO)		.87
	4.1.28 Quad SPI (QSPI)		102
	4.2 Typical Performance Curves	. 1	106
	4.2.1 Supply Current	. :	107
	4.2.2 DC-DC Converter	. 1	113

5.	Pin Definitions	115
	5.1 EFM32GG11B8xx in BGA192 Device Pinout	.115
	5.2 EFM32GG11B8xx in BGA152 Device Pinout	.119
	5.3 EFM32GG11B8xx in BGA120 Device Pinout	.123
	5.4 EFM32GG11B5xx in BGA120 Device Pinout	.126
	5.5 EFM32GG11B4xx in BGA120 Device Pinout	129
	5.6 EFM32GG11B4xx in BGA112 Device Pinout	.132
	5.7 EFM32GG11B3xx in BGA112 Device Pinout	135
	5.8 EFM32GG11B8xx in QFP100 Device Pinout	138
	5.9 EFM32GG11B5xx in QFP100 Device Pinout	141
	5.10 EFM32GG11B4xx in QFP100 Device Pinout	. 144
	5.11 EFM32GG11B3xx in QFP100 Device Pinout	. 147
	5.12 EFM32GG11B8xx in QFP64 Device Pinout	150
	5.13 EFM32GG11B5xx in QFP64 Device Pinout	152
	5.14 EFM32GG11B4xx in QFP64 Device Pinout	154
	5.15 EFM32GG11B1xx in QFP64 Device Pinout	156
	5.16 EFM32GG11B8xx in QFN64 Device Pinout	158
	5.17 EFM32GG11B5xx in QFN64 Device Pinout	.160
	5.18 EFM32GG11B4xx in QFN64 Device Pinout	.162
	5.19 EFM32GG11B1xx in QFN64 Device Pinout	.164
	5.20 GPIO Functionality Table	166
	5.21 Alternate Functionality Overview	.178
	5.22 Analog Port (APORT) Client Maps	211
6.	BGA192 Package Specifications	.224
	6.1 BGA192 Package Dimensions	.224
	6.2 BGA192 PCB Land Pattern	226
	6.3 BGA192 Package Marking	228
7.	BGA152 Package Specifications	.229
	7.1 BGA152 Package Dimensions	.229
	7.2 BGA152 PCB Land Pattern	231
	7.3 BGA152 Package Marking	233
8.	BGA120 Package Specifications	.234
	8.1 BGA120 Package Dimensions	.234
	8.2 BGA120 PCB Land Pattern	236
	8.3 BGA120 Package Marking	238
9.	BGA112 Package Specifications	.239
	9.1 BGA112 Package Dimensions	.239

13.	Revision History.	257
	12.3 QFN64 Package Marking	256
	12.2 QFN64 PCB Land Pattern	254
	12.1 QFN64 Package Dimensions	252
12.	QFN64 Package Specifications	252
	11.3 TQFP64 Package Marking	251
	11.2 TQFP64 PCB Land Pattern	250
	11.1 TQFP64 Package Dimensions	248
11.	TQFP64 Package Specifications	248
	10.3 TQFP100 Package Marking	247
	10.2 TQFP100 PCB Land Pattern	246
	10.1 TQFP100 Package Dimensions	244
10.	TQFP100 Package Specifications	244
	9.3 BGA112 Package Marking	243
	9.2 BGA112 PCB Land Pattern	241

3. System Overview

3.1 Introduction

The Giant Gecko Series 1 product family is well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the MCU system. The detailed functional description can be found in the Giant Gecko Series 1 Reference Manual.

A block diagram of the Giant Gecko Series 1 family is shown in Figure 3.1 Detailed EFM32GG11 Block Diagram on page 11. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.



Figure 3.1. Detailed EFM32GG11 Block Diagram

3.2 Power

The EFM32GG11 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. A 5 V regulator is available on some OPNs, allowing the device to be powered directly from 5 V power sources, such as USB. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFM32GG11 device family includes support for internal supply voltage scaling, as well as two different power domain groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.2.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.2.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.2.3 5 V Regulator

A 5 V input regulator is available, allowing the device to be powered directly from 5 V power sources such as the USB VBUS line. The regulator is available in all energy modes, and outputs 3.3 V to be used to power the USB PHY and other 3.3 V systems. Two inputs to the regulator allow for seamless switching between local and external power sources.

3.2.4 EM2 and EM3 Power Domains

The EFM32GG11 has three independent peripheral power domains for use in EM2 and EM3. Two of these domains are dynamic and can be shut down to save energy. Peripherals associated with the two dynamic power domains are listed in Table 3.1 EM2 and EM3 Peripheral Power Subdomains on page 13. If all of the peripherals in a peripheral power domain are unused, the power domain for that group will be powered off in EM2 and EM3, reducing the overall current consumption of the device. Other EM2, EM3, and EM4-capable peripherals and functions not listed in the table below reside on the primary power domain, which is always on in EM2 and EM3.

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	PCNT1
ADC0	PCNT2
LETIMER0	CSEN
LESENSE	VDAC0
APORT	LEUART0
-	LEUART1
-	LETIMER1
-	12C0
-	12C1
-	12C2
-	IDAC
-	ADC1
-	ACMP2
-	ACMP3
-	LCD
-	RTC

Table 3.1. EM2 and EM3 Peripheral Power Subdomains

3.3 General Purpose Input/Output (GPIO)

EFM32GG11 has up to 144 General Purpose Input/Output pins. GPIO are organized on three independent supply rails, allowing for interface to multiple logic levels in the system simultaneously. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.4 Clocking

3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32GG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.4.2 Internal and External Oscillators

The EFM32GG11 supports two crystal oscillators and fully integrates five RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 4 to 50 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range. When crystal accuracy is not required, it can be operated in free-running mode at a number of factory-calibrated frequencies. A digital phase-locked loop (DPLL) feature allows the HFRCO to achieve higher accuracy and stability by referencing other available clock sources such as LFXO and HFXO.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire Viewer port with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (USHFRCO) is available for timing the USB, SDIO and QSPI peripherals. The USHFRCO can be syncronized to the host's USB clock to allow the USB to operate in device mode without the additional cost of an external crystal.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.5 Counters/Timers and PWM

3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.5.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER_0 only.

3.5.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

3.5.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of wave-forms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.5.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.5.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.5.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.6.2 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter is a subset of the USART module, supporting full duplex asynchronous UART communication with hardware flow control and RS-485.

3.6.3 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.6.4 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.6.5 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices. The interface is memory mapped into the address bus of the Cortex-M4. This enables seamless access from software without manually manipulating the I/O settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface to external devices. Timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

The EBI contains a TFT controller which can drive a TFT via an RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

3.6.6 Quad-SPI Flash Controller (QSPI)

The QSPI provides access to to a wide range of flash devices with wide I/O busses. The I/O and clocking configuration is flexible and supports many types of devices. Up to 8-bit wide interfaces are supported. The QSPI handles opcodes, status flag polling, and timing configuration automatically.

The external flash memory is mapped directly to internal memory to allow random access to any word in the flash and direct code execution. An integrated instruction cache minimizes latency and allows efficient code execution. Execute in Place (XIP) is supported for devices with this feature.

Large data chunks can be transferred with DMA as efficiently as possible with high throughput and minimimal bus load, utilizing an integrated 1 kB SRAM FIFO.

3.6.7 SDIO Host Controller (SDIO)

The SDIO is an SD3.01 / SDIO3.0 / eMMC4.51-compliant Host Controller interface for transferring data to and from SD/MMC/SDIO devices. The module conforms to the SD Host Controller Standard Specification Version 3.00. The Host Controller handles SDIO/SD/MMC Protocol at the transmission level, packing data, adding cyclic redundancy check (CRC), Start/End bits, and checking for transaction format correctness.

3.6.8 Universal Serial Bus (USB)

The USB is a full-speed/low-speed USB 2.0 compliant host/device controller. The USB can be used in device and host-only configurations, while a clock recovery mechanism allows crystal-less operation in device mode. The USB block supports both full speed (12 MBit/s) and low speed (1.5 MBit/s) operation. When operating as a device, a special Low Energy Mode ensures the current consumption is optimized, enabling USB communications on a strict power budget. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes internal pull-up and pull-down resistors, as well as voltage comparators for monitoring the VBUS voltage and A/B device identification using the ID line.

3.6.9 Ethernet (ETH)

The Ethernet peripheral is compliant with IEEE 802.3-2002 for Ethernet MAC. It supports 802.1AS and IEEE 1588 precision clock synchronization protocol, as well as 802.3az Energy Efficient Ethernet. The ETH supports a wide variety of frame formats and standard operating modes such as MII/RMII. Direct Memory Access (DMA) support makes it possible to transmit and receive large frames at high data rates with minimal CPU overhead. The Ethernet peripheral supports 10 Mbps and 100 Mbps operation, and includes a total of 8 kB of dedicated dual-port RAM FIFO (4 kB for TX and 4 kB for RX).

3.6.10 Controller Area Network (CAN)

The CAN peripheral provides support for communication at up to 1 Mbps over CAN protocol version 2.0 part A and B. It includes 32 message objects with independent identifier masks and retains message RAM in EM2. Automatic retransmittion may be disabled in order to support Time Triggered CAN applications.

3.6.11 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.6.12 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.7 Security Features

3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. Giant Gecko Series 1 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.7.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

3.7.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.8 Analog

3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.8.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 μ A and 64 μ A with several ranges consisting of various step sizes.

3.8.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.8.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.8.8 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x36 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32GG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor with FPU achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 2048 kB flash program memory
 - · Dual-bank memory with read-while-write support
- Up to 512 kB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire or 4-pin JTAG debug interface

3.10.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.10.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling so-phisticated operations to be implemented.

3.10.4 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed. More information about the bootloader protocol and usage can be found in *AN0003: UART Bootloader*. Application notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or within Simplicity Studio in the [**Documentation**] area.

3.11 Memory Map

The EFM32GG11 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

	8×£6166668			
CM4 Peripherals	8xe88666666			
	8×8222222			
QSPI0	8x266666666			
	8x96666666			
EBI Region 3	8x8fffffff			
EBI Region 2	0x8bffffff	1 \ _		1
EBI Region 1	8×87666666			0xe0100000
EBI Region 0	8×83666666	1 \ _	CM4 ROM Table	0xe00ff000
	8×255555555		ETM	0xe0042000
Bit Set	0x460f03ff	1 \ +	TPILI	0xe0041000
(Peripherals / CRYPTO0)	0×46000000		110	0xe0040000
	8×455f5455	\ -	System Control Space	0xe000f000
Bit Clear (Peripherals / CRYPTOD)	0x440f03ff			0xe000e000
(relipitedas) erti roo)	0x44000000 0x43ffffff		FPB	0xe0003000
Bit Band	0x43e40000 0x43e3ffff		DWT	0xe0002000
(Peripherals / CRYPTO0 / SDIO)	0×42000000		ITM	0xe0001000
	8×43145555	-		0.0000000000000000000000000000000000000
USB	8×48135555	1 _		1
	8×488‡£555	1 /-	DAMO.	0x10080000
SDIO	8×488‡1555	1 /	(code space)	0v10040000
	8×488f8fff	1 / [RAM1	0X10040000
CRYPTO0	8×488‡8355	1 /	(code space)	0x10020000
Peripherals 1	8×48825555		(code space)	0
Peripherals 0	8×48835555	1 / [0x10000000 0x0fe09000
	8×35555555	1 / -	Chip config	0x0fe08000
SRAM (bit-band)	8×3544444	1 / -	Lock bits	0x0fe05000
	8×31444444			0x0fe04000
RAM2 (data space)	8×28875555	1 / ⊢	User Data	0x0fe00000
RAM1 (data space)	8×2883ffff	1/	QSPI0	0x0c000000
BAMO (data space)	0x2001ffff	1/ E		0x04000000
	0x1ffffff	ť .		5,55200000
Code			F l ash (2048 KB)	
	0×000000000			0×00000000

Figure 3.2. EFM32GG11 Memory Map — Core Peripherals and Code Space

	ETU	A				1 DDC I	
0x40024000	EIH			8%e0100008		PRS	0x400e6000
0x40022400	LICP	1	CM4 Peripherals	8xe8866666	1 /	BMU	0x400e5400
0x40022000	USB			Q×dfffffff	1 .		0x400e5000
0x40020400	CMU	,		Oxd0000000	4 /	СМИ	0x400e4400
0x40020000	SMO	1	QSP I 0	წჯებიიიი	l i		0x400e4000
0x4001d400	TRNCO			8×86666666	1 (EMU	0x400e3000
0x4001d000	TRNGO	· ·	EBI Begion 3	Q×8ffffffff	1 /		0x4008f400
0x4001c800	OSBIO	1		0x8c000000	ł /	CRYOTIMER	0x4008f000
0x4001c400	Q3FI0 CPCPC		EBI Region 2	858800000	l j	CSEN	0x4008e400
0x4001c000	GPCRC	· ·	EBI Region 1	8×87666666	/	CJEN	0x4008e000
0x4001b000	WTIMED 2	1	EBI Begion 0	0x83ffffff	1 /	12C2	0x40089c00
0x4001ac00	WTIMERS			0x80000000	ł į	I2C1	0x40089800
0x4001a800	WTIMER1	· ·		02460+0400		2C0	0x40089400
0x4001a400	WIMERI	1	Bit Set	0x460f03ff		GPIO	0x40083000
0x4001a000	WIMERO		(Peripherals / CRYPTO0)	0×46000000			0x40086400
0x40019c00	TIMEDO	()		8×446f6466		VDAC0	0x40086000
0x40019800	TIMERO		Bit Clear	0x440f03ff	1 /	IDAC0	0x40084400
0x40019400	TIMERS		(Peripherals / CRYPTO0)	0×44000000	í í	IDACO	0x40084000
0x40019000	TIMER4			<u>8×43ffffff</u>	1 /	ADC1	0x40082800
0x40018c00	TIMERS		21.2	0x43e40000		ADC0	0x40082400
0x40018800	TIMER2		Bit-Band (Perinherals / CRYPTO0 / SD	0) 043000000	'		0x40082000
0x40018400	TIMERI	\ \	(relipherdis) ettir roo) so	0x42000000	/	ACMP3	0x40081000
0x40018000	IIMERO			8240140000		ACMP2	0x40080000
0x40014800			USB	8×48135555	· ·	ACMP1	0x40080400
0x40014400	UARTI	1		Q×400fffff	1 /	АСМРО	0x40080000
0x40014000	BARTO			0x40012000	• /	DONTO	0x4006ec00
0x40011800	LICADTE		SDIO	8\$488+1000	1	PCNT2 PCNT1	0x4006e800
0x40011400	USARTS	· · ·		8×488‡8455	1	PCNT0	0x4006e400
0x40011000			CRYPTO0	8×48818311	1,		0x4006e000
0x40010c00	USARTS			0x40010000	{	LEUART1	0x4006a800
0x40010800	USARTI		Peripherals 1	8248840000		LEUART0	0x4006a000
0x40010400	USARTO		Peripherals 0	8×48835555			0x40066800
0x40010000	USARTO	{		8x3fffffff	1 \	LETIMER1	0x40066400
0x4000b400	EPI	1		0x26000000	1	LETIMERO	0x40066000
0x4000b000	EBI		SRAM (bit-band)	0222000000	$\langle \rangle$	PTCC	0x40062400
0x40004800	CANI			8×21555555	<u>``</u>	ittee	0x40062000
0x40004400	CANO		RAM2 (data space)	8×38871111	1 \	RTC	0x40060400
0x40004000	CANG	1		0x20040000			0x40060000
0x40003000	LDMA		KAM1 (data space)	ŭŶŹŎŎŹŎŎŎ		LESENSE	0x40055400
0x40002000	LUMA		RAM0 (data space)	8x28816666	``		0x40055000
0x40001400	EDIJEL			0x1fffffff	1 \	LCD	0x40054000
0x40001000	FFUER	1	Code				0x40052800
0x40000800	MSC	/	Code	0,000000000) Ì	WDOG1	0x40052400
0x40000000	Mac	l'		97000000000	1 ,	WDOGU	0x40052000

Figure 3.3. EFM32GG11 Memory Map — Peripherals

3.12 Configuration Summary

The features of the EFM32GG11 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA, SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	I ² S, SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA, SmartCard, High-Speed	US2_TX, US2_RX, US2_CLK, US2_CS
USART3	I ² S, SmartCard	US3_TX, US3_RX, US3_CLK, US3_CS
USART4	I ² S, SmartCard	US4_TX, US4_RX, US4_CLK, US4_CS
USART5	SmartCard	US5_TX, US5_RX, US5_CLK, US5_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
TIMER2	with DTI	TIM2_CC[2:0], TIM2_CDTI[2:0]
TIMER3	-	TIM3_CC[2:0]
TIMER4	with DTI	TIM4_CC[2:0], TIM4_CDTI[2:0]
TIMER5	-	TIM5_CC[2:0]
TIMER6	with DTI	TIM6_CC[2:0], TIM6_CDTI[2:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]
WTIMER1	-	WTIM1_CC[3:0]
WTIMER2	-	WTIM2_CC[2:0]
WTIMER3	-	WTIM3_CC[2:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB} =25 °C and V_{DD} = 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
Voltage on supply pins other than VREGI and VBUS	V _{DDMAX}		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	V _{DDRAMPMAX}			_	1	V / µs
DC voltage on any GPIO pin	V _{DIGPIN}	5V tolerant GPIO pins ^{1 2 3}	-0.3	_	Min of 5.25 and IOVDD +2	V
		LCD pins ³	-0.3	_	Min of 3.8 and IOVDD +2	V
		Standard GPIO pins	-0.3	_	IOVDD+0.3	V
Total current into VDD power lines	I _{VDDMAX}	Source			200	mA
Total current into VSS ground lines	IVSSMAX	Sink			200	mA
Current per I/O pin	I _{IOMAX}	Sink	_	_	50	mA
		Source	_	_	50	mA
Current for all I/O pins	IIOALLMAX	Sink	_	_	200	mA
		Source	_	_	200	mA
Junction temperature	TJ	-G grade devices	-40	_	105	°C
		-I grade devices	-40	_	125	°C
Voltage on regulator supply pins VREGI and VBUS	V _{VREGI}		-0.3		5.5	V

Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

 Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.

3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO_Px_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD